DNIT-I Addoressing Modes:-

The Addressing Mode specifies a sule for intemporeting or modifying the address field of the instruction before the openand is actually referenced.

>Implied mode:-

- operands are specified implicitly in the definition of the instruction.

9:- complement accommedatos

- All register reference instructions that use an accumulates are implied mode.

- 2000-address instructions are implied-mode

- This mode has openand field nather than an address.

> Register mode:-

- openande au in sugisters

-> Register Indirect made:

- The instruction specifies a register in the CPU whose contents give the address of the openand in membry.

Automoument of Autodeviernent mode:

The sugister is incremented by decremented after (81 before) its value is used to access membry.

Disect Acldress mode:

Effective address is equal to address past of the instruction.

Indirect Address Mode:

The address field of the instruction gives the address where the effective address is stored in membry.

-> Relative Address:

The content of the perogram counter is added to the address past of the instruction in order to obtain the effective address.

Indexed Addressing Mode:-The content of an index register is added to the adelress part of the instruction to obtain the effective address.


Base register Addressing Mode:

The content of base register is added to the address past of the instruction to obtain the effective address.


Implied

complement Accumulator Zegro Addbiess Instructions.


Immediate




Register




Register Indirect




Auto increment / decrement



Direct



Désplacement



Q EA = A+(R).

Relative: R = PC

Indexed.

R = index. A = Address

Bose register

A = displacement

R = Address

COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction Set Aoutitecture Design:

The design of an instruction set annihitecture is arguably the most important step in the design of a microprocessor.

A good way to start designing an instruction set architecture is to decide what should the instruction set architecture and its processor be able to do?

A processor used for general purpose computing such as in a PC, requires large instruction set, But for specialised processor, the tasks as that are

performed by this processor must known well in advance.

- Completeness of the instruction set anchitecture ineans the instruction set have all of the instruction a program needs to perform its required tasks?

- A good instruction set minimizes the overlap between instructions; this provides the programmer with the necessary functions in a minimum of instructions.

- Another area in which the designer ceun optimize the instruction set anchitecture is the register set. Registers have a large effect on the performance of a CPU. Having two few registers causes a program to make more references to memby, thus reducing performance.

-Does this paccessor have to be backwoord compatible

with other microphocessor.

Backwood compatibility is much more important for

general-purpose microphocessas.

not backward compatible with ISA of penatium microphocesson, it would not be able to run code written for the pentium.

-What types and sizes of data will the microphocessor deal with?

- Age intercupts needed?

If intercupts are included, the TSA must include the instructions and registers needed to process.

The intercupts.

- Agre conditional instructions needed?

Jump, flag- 1 bit sugistures
- zero flag
- casony flag
- sign flag

= A Relatively Simple Instruction set Asuchitecture:

- Let's consider this microphocessor can access

64K (=216) bytes of membry, with each byte howing 8 bits, 81 64KX8 of mernouj,

- There are two types of Input/output Interactions.

- Isolated I/O

- membry mapped I/O.

- There are three sugistions in the ISA of this

P910cess81: - Accremulates (AC) - 8 bit Register

- Register R is an 8 bit general purpose register.

- 1- bit zeero flag Z.

-The final component of the instruction set anchitecture for this Relatively simple CPU is its

inotally tron set.

msoulctio	11200	
Instauction	Instruction coole	operation.
NOP	0000 0000	No operation
LDAC	0000 0001 T	AC = M[T]
STAC	0000 0010 T	MITI- AC
MVAC	0000 0010	R=AC
MOVR	0000 0100	AC = R
JUMP	7 1010 0000	610TO T
JOHN TO JOHN T	000000110 T	IF (Z=1) then 6000 T
JPNZ	0000 01117	IF(Z=0) then Goto T
ADD	0000 1000	AC=AC+R, if $(AC+R=0)$ then $Z=1$ Else $Z=0$
SUB	0000 1001	AC=AC-R, if (AC-R=0) then Z=1 Else Z=0
INAC		AC=AC+1, if (AC+1=0) then Z=1 Else Z=0
CLAC	0000 1011	AC = 0, Z = 1;
AND	0000 1100	AC=ACNR, if (ACNR=0) then Z=1 Else Z=0
OR	A SECULAR PROPERTY OF A STREET ASSESSMENT ASSESSMENT ASSESSMENT AS A SECULAR PROPERTY OF A SECURAR PROPERTY OF	AC = AC VR, if (ACVR=0) then 2=1 Else Z=0
XOR	000001110	AC = ACOR, if (ACOR=0) then 2=1 Else z=0
NOT 1	00001111	$AC = AC \oplus R$, if $(AC \oplus R = 0)$ then $Z = 1$ Else $Z = 0$ AC = AC', if $(AC' = 0)$ Then $Z = 1$ Else $Z = 0$

having an 8-bit instruction code.

The LDAC, STAC, JUMP, JMPZ, & JPNZ instructions all require a 16-bit membry address. These instructions require 3 bytes.

25: JUMP 1234H

25:0000 0101 (JUMP)

26:0011 0100 (34)

27:0001 0010 (12 H

Instauction cede byte / Low-Order & bills byte 2 Hig-Order & bills byte 3

Date toansfer instruction: -NOP, LDAC, STAC, MVAC, MOVR.

Pacquam control instructions:

JUMP, JMPZ, JPNZ.

DONA operation instructions:

ADD, SUB, INAC, CLAC -> Asimmetic Instructions.

AND, OR, XOR, NOT -> Logical Instructions.

- consider a simple program using this instruction set to calculate the sum

1+2+----+n, 81 = i

high-wel language code as total = 0

FOR i=1 ton

DC 9

total = total + i ?

Most ISAs include many general purpose sugistare for storing data.

COMPUTER ORGANIZATION AND ARCHITECTURE

```
UNIT-I AG
   1: total = 0; i=0
```

Assembly code: -

LOOP: LDAC

IMAC

STAC

MVAC

LDAC Total

STAC total.

LDAC

SUB

i= i+1

total = total + i

IF i +n THEN 500TO LOOP.



9	Execution:	torace of the loop summatron program:					
	Instauction	1st loop	2 nd 100p	30d Loop	Lith Loop	5th Loop.	
	CLAC	AC = 0					
	STAC total	total=0					
	STAC i	1=0					
	LDAC i	AC=0	Ac = 1	AC=2	AC =3	AC=4	
	INAC	AC=1	AC=2	AC=3	AC=4	Ac=5	
	STACI	i=1	i = 2	i=3	i=4	i=5	
	MVAC	R=1	R = 2	R=3	R=4	R=5	
	LDAC total	AC=0	AC= 1	A=3	AC=6	AC=10	
	ADD	AC=1	AC=3	AC=6	AC=10	AC = 15	
	STAC total	total=1	total=3	total=6	total=10	total=15	
	LDAC n	AC = 5	AC=5	·AC=5	AC=5	AC=5	
	SUB	AC = 4 $Z = 0$	AC=3	AC=2	AC=1	AC=0	
		WHEN THE PROPERTY OF THE PARTY	Z=O	Z=0 	2=0	2=1	
	JPNZ LOOP	JUMP	JUMP	JUMP	JUMP	MO JOMP	