COMPUTER ORGANIZATION AND ARCHITECTURE

ASSIGNMENT -3

- 1. Perform the arithmetic operations below with binary numbers and with negative numbers in signed 2's complement representation. Use seven bits to accommodate each number together with its sign. In each case, determine if there is an overflow by checking the carries into and out of the sign bit position.
 - a. (+35) + (+40)
 - b. (-35) + (-40)
 - c. (-35) (+40)

When two numbers of n digits each are added and the sum occupies n + 1 digits, we say that an overflow occurred.

A result that contains n + 1 bits cannot be accommodated in a register with a standard length of n bits.

The detection of an overflow after the addition of two binary numbers depends on whether the numbers are considered to be signed or unsigned. When two unsigned numbers are added, an overflow is detected from the end carry out of the most significant position.

In the case of signed numbers, the leftmost bit always represents the sign, and negative numbers are in 2's complement form. When two signed numbers are added, the sign bit is treated as part of the number and the end carry does not indicate an overflow.

An overflow cannot occur after an addition if one number is positive and the other is negative, since adding a positive number to a negative number produces a result that is smaller than the larger of the two original numbers. An overflow may occur if the two numbers added are both positive or both negative.

An overflow condition can be detected by observing the carry into the sign bit position and the carry out of the sign bit position. If these two carries are not equal, an overflow condition is produced. If the two carries are applied to an exclusive-OR gate, an overflow will be detected when the output of the gate is equal to 1.

a)	+35	0 100011
	+40	0 101000
	+75	1 001011

Last two carries are F=0 and E=1. F XOR E= 1.Hence overflow had occurred.

b)	-35	1 011101
	-40	1 011000
	-75	1 110101

Last two carries are F=1 and E=0. F XOR E= 1.Hence overflow had occurred.

c) –(35)-(+40). Add 2's complement of 40 to 2' complement of 35. Same as above

1

COMPUTER ORGANIZATION AND ARCHITECTURE

2. Show the contents of registers E, A, Q, and SC during the process of multiplication of two binary numbers, 11111 (multiplicand) and 10101 (multiplier). The signs are not included.

Multiplicand B = 1 1	111 =	: (31) ₁₀	31 × 21 = 651
	E	<u>A</u> Q	<u>SC</u>
Multiplier in Q	ō	00000 10101	101 Q = (21) ₁₀
Q _n = 1, add B		<u>11111</u>	
	0	11111	
shr EAQ		01111 11010	100
Q _n = 0, shr EAQ		00111 11101	011
Q _n = 1, add B		<u>11111</u>	
	1	00110	
shr EAQ	0	10011 01110	010
Q _n = 0, shr EAQ		01001 10111	001
Q _n = 1, add B		<u>11111</u>	
	1	01000	
shr EAQ		1010001011	000
		(651) ₁₀	

3. Show the step-by-step multiplication process using Booth algorithm when the following binary numbers are multiplied. Assume 5-bit registers that hold signed numbers. The multiplicand in both cases is +15.

b. (+15) * (-13)

a. (+ 15) * (+ 13) $(+15) \times (+13) = +195 = (0.011000011)_2$ BR = 01111 (+15); BR + 1 = 10001 (-15); QR = 01101 (+13) $Q_n Q_{n+1}$ <u>AC</u> <u>QR</u> <u>Qn+1</u> 00000 01101 0 <u>SC</u> 101 Initial 10 Subtract BR 10001 10001 ashr -11000 10110 1 100 Add BR 01 01111 00111 ashr -00011 11011 0 011 10 Subtract BR 10001 10100 ashr -11010 01101 1 010 11 ashr · 11101 00110 1 001 01 Add BR 01111 01100 ashr 00110 00011 0 000 +195 (+15) × (−13) = −195 = (1100 111101)_{2's comp.} BR + 1 = 10001 (-15); QR = 10011 (-13) BR = 0 11111 (+15); ۸C 00 QR Q. SC

<u>unun+</u>	1		$\underline{\sim}$ n+1	<u> </u>
	Initial	00000 10011	0	101
10	Subtract BR	10001		
		10001		
	ashr ———	11000 11001	1	100
11	ashr ———	11100 01100	1	011
01	add BR	<u>01111</u>		
		01011		
	ashr ———	00101 10110	0	010
00	ashr ———	00010 11011	0	001
10	Subtract BR	10001		
		10011		
	ashr ———	<u>11001 11101</u>	1	000
		-195		

COMPUTER ORGANIZATION AND ARCHITECTURE

2

4. Show the contents of registers E, A, Q, and SC during the process of division of
(a) 10100011 by 1011;
(b) 00001111 by 0011. (Use a dividend of eight bits.)

;	$\frac{10100011}{1011} = 1110 + \frac{1}{1}$.001		$\frac{163}{11} =$	$14 + \frac{9}{11}$
	B = 1011 B + 1	1 = 010)1	DVF =	: 0
	Dividend in AQ shl EAQ add B + 1, suppress carry	<u>E</u> 0 1	<u>A</u> 1010 0100 <u>0101</u>	_ <u>Q</u> 0011 0110	<u>SC</u> 100
	E = 1, set Q _n to 1 shl EAQ add B + 1, suppress carry	1 1 -	1001 0010 <u>0101</u>	0111 1110	011
	E = 1, set Q _n to 1 shlEAQ add _B + 1, carry to E	1 0	0111 1111 <u>0101</u>	1111 1110	010
	E = 1, set Q _n to 1 shlEAQ add _B + 1, carry to E	1 0	0100 1001 <u>0101</u>	1111 1110	001
	E = 0, leave Q _n = 0 add B restore remainder	0 1	1110 <u>1011</u> 1001	1110 1110	000
			remainder	quoti ent	

COMPUTER ORGANIZATION AND ARCHITECTURE

3

KNREDDY

$\frac{1111}{0011} = 0101$	B = 0011	Ē + 1	= 110	1
Dividend in Q, A = 0 shl EAQ add B + 1	<u>E</u> 0	<u>A</u> 0000 0001 <u>1101</u>	Q 1111 1110	<u>SC</u> 100
$E = 0, \text{ leave } Q_n = 0 - \cdots$ add B restore partial remainder shl EAQ add B + 1	0 - 1 0	1110 <u>0011</u> 0001 0011 <u>1101</u>	1110 1100	011
E = 1, set Q _n to 1 shl _ EAQ add _B + 1	1 0	0000 0001 <u>1101</u>	1101 1010	010
E = 0, leave $Q_n = 0$ add B restore partial remainder shl EAQ add B + 1 E = 1 set O to 1	0 - 1 0 <u>1101</u> 1	1110 <u>0011</u> 0001 0011	1010 0100	001
$L = 1, Set Q_{h} to 1 =$		remainder	quotient	000

4

COMPUTER ORGANIZATION AND ARCHITECTURE

b)