COMPUTER ORGANIZATION AND ARCHITECTURE

1.	Which register store the address of next instruction to be executed?						
	A) PC	B) AC	C) SP	D) NONE			
2.	How many bits are required to address the 128 words of memory?						
	A) 7	B) 8	C) 9	D) NONE			
3.	is the volati	le memory.					
	A) RAM	B) ROM	C) AUXILARY	D) NONE			
4.	C is the type of	of language.					
	A) High	B) Low	C) machine	D) None			
5.	Machine language consists of						
	A) binary values	B) Decimal values	C) Alphabets	D) Symbols			
6.	is required for	or high level languages	to translate into machine	ine language.			
	A) compiler	B) assembler	C) a & b	D) None			
7.	A collection of lines that	connects several devie	ces is called				
	A) Bus	b) port	c) cable	d) link			
8.	is th	e first phase of instruc	tion cycle				
	A) fetch	B) decode	C) execute	D) interrupt			
9.	CPU never reads data fr	om	bus				
	A) address bus	B) data bus	C) control bus	D) all the above			
10	is the cache memo	ry.					
	A) SRAM	B) DRAM	C) ROM	D) NONE			
11.	JAVA is thet	ype of language.					
	A) High	B) Low	C) machine	D) None			
12	is the non -	volatile memory.					
	A) RAM	B) ROM	C) Registers	D) NONE			
13	Which register store the	top of the stack.					
	A) PC I	B) AC	C) SP	D) NONE			
14.	Operation of memory tra	ansfer are:					
	A) Read	B) Write	C) Both	D) None			
15.	System bus contains						
	A) address bus	B) data bus	C) control bus	D) ALL			
16	. In sign magnitude repres	entation, which bit rep	present the sign of the b	inary number.			
	A) LSB	B) MSB	C) A & B	D) NONE			
17.	17. In shl, zero is inserted from bit position.						
	A) LSB	B) MSB	C) A & B	D) NONE			

COMPUTER ORGANIZATION AND ARCHITECTURE

18. E	xecution of memory refe	erence instructions beg	gins at timing sign	al			
А	.) T3	B) T2	C) T1	D) T4			
19. L	D @ADR designates w	hich addressing mode_					
А	.) direct	B) indirect	C) relative	D) indexed			
20. sł	nr 101010 =	-					
А	.) 010101	B) 110101	C) 110010	D) 011011			
21. as	shr 101010=						
А	.) 010101	B) 110101	C) 110010	D) 011011			
22. T	he micro operation M[A	$\mathbf{AR}] \leftarrow \mathbf{AC}, \mathbf{SC} \leftarrow 0 \text{ spec}$	cifies instruc	tion			
А) STA	B) LDA	C)CLA	D) ADD			
23. F	or a memory unit with 4	096 words we need ho	w many address bits?				
А	.) 6	B) 15	C) 12	D) 8			
24. W	which one of the following	ng is data transfer instr	ruction				
А) LD	B)ADD	C) INC	D)CLR			
25. B	ooth's algorithm is used	l to multiply binary inte	egers in	representation.			
А) Signed magnitude	B) Signed 1's comple	ement C) Signed2's	complement D) None			
26. P	ostfix notation of (A+B))*C is					
А	A). AB+*C	B). AB*+C	C). ABC+*	D). AB+C*			
27. Ir	n floating point division,	exponents should be _	·				
A	A)added	B) subtracted	C) multiply	D) divide			
28. Т	The binary information of	of source register chose	en by:				
А) Demultiplexer	B) Multiplexer	C) Both	D) None			
29. A	control unit whose bina	ary control variables ar	re stored in memory is	called a control unit.			
А) Hard-wired	B) Micro-programm	ned C) Soft-wired	D) Macro-programmed			
30. C	CAR stands for						
А) Control Address Reg	gister B) Control	l Add Register C)	Content Address Register			
D)None						
31.	A group of bits that tell	the computer to perform	m a specific operation	is known as			
(4	A) Instruction code	(B) Micro-operation	(C) Accumulator	(D) Register			
32. A	A microprogram sequend	cer					
(4	A) generates the addres	ss of next micro instru	uction to be executed				
(H	B) generates the control	signals to execute a mi	icroinstruction.				
(0	(C) sequentially averages all microinstructions in the control memory.						
(I	(D) enables the efficient handling of a micro program subroutine						

33. A re	gister capable	e of sl	hifting it	s binary info	ormation	either to the rig	ght or the left is called a
(A)	parallel regist	ter.	(B) s	erial registe	r. (C)	shift register.	(D) storage register.
34. Lo	gic X-OR op	eratio	n of (4A	CO)H& (B5	53F)H res	ults	
A. A	ACB		B. 00	000	С. І	FFF	D. ABCD
35. RT	'L stands for:						
a.	Random tra	ansfer	languag	ge b.	Regis	ster transfer l	anguage
с.	Arithmetic	transf	fer langu	lage d.	All of	fthese	
36. The	register that	includ	les the a	ddress of the	e memory	unit is termed	as the:
a.	MAR	b.	PC	c.	IR	d.	None of these
37. Mic	ro operation	to tra	nsfer dat	ta from R2 to	o R1 is sh	own as:	
a.	$R1 \rightarrow R2$	b.	R1←F	R2 c.	Both	d.	None
38. Wh	ich operation	is ex	tremely	useful in ser	ial transfe	er of data:	
a. L	ogical micro	oper	ation	b. Arithm	netic mici	o operation	c. Shift micro operation
(d. None of the	ese					
39. In 3	state gate th	ird po	sition te	rmed as high	h impedar	nce state which	n acts as:
a.	Open circu	it	b.	Close circu	it c.	None of the	se d. All of above
40. Wh	ich operation	refer	bitwise	manipulatio	n of conte	ents of register	•
a. L	ogical micro	oper	ation	b. Arithn	netic mici	o operation	c. Shift micro operation
(d. None of the	ese					
41. Whi	ch language s	specif	ies a dig	gital system v	which use	es specified no	tation:
A) R	egister trans	sfer	B) A	rithmetic	C) I	Logical	D) All of these
42. In w	hich shift is u	used t	o divide	a signed nu	mber by t	wo:	_
1	A) Logical ri	ght-sl	nift	B) Arithm	etic right shi	ft
(C) Logical lei	ft shif	t	D) Arithme	etic left shift	TT 11. 11
43. A co	omputer's me	emory	is com	posed of 8K	words of	t 32 bits each.	How many bits are required
for r	nemory addre	ess if	the smal	lest address	able mem	ory unit is a w	ord?
a. 1.	3	b. 8		c. 10	d. 6	6.00.1.	1 1
44. A c	omputer's m	emory	y is con	nposed of 4	K words	of 32 bits ea	ach. How many total bits in
men	nory?	1 1/		101070		21052	
a. 12	2800	b. 12	280000	c. 1310/2	20 d. l	31072	
45. A co	omputer's me	emory	1s com	posed of 8	s words	of 32 bits eac	n, and a byte is 8 bits. How
man	y bytes does	this n	nemory o	contain?			

a. 8K **b. 32K** c. 16K d. 4K

46.	A computer's me	emory is comp	osed of 8K wo	rds of 32 bits each, an	nd the smallest addressable			
	memory unit is an 8 bit byte. How many bits will be required for the memory address?							
	a. 12	b. 15	c. 13	d. 10				
47.	Cache memory re	efers to						
	a. cheap memory that can be plugged into the mother board to expand main memory							
	b. fast memory]	present on the	processor chij	p that is used to store	e recently accessed data			
	c. a reserved portion of main memory used to save important data							
	d. a special area of memory on the chip that is used to save frequently used constants							
48.	48. Which of the following is lowest in memory hierarchy?							
	(A) Cache memo	ory (B) S	econdary mem	ory (C) Registers	s (D) RAM			
49.	In a vectored inte	errupt.						
	(A) the branch ad	ldress is assign	ed to a fixed lo	cation in memory.				
	(B) the interrup	oting source su	pplies the bra	anch information to	the processor through an			
int	errupt vector.							
	(C) the branch ad	ldress is obtain	ed from a regis	ter in the processor				
	(D) none of the a	bove						
50.	The circuit used	to store one bit	t of data is know	wn as				
	(A) Encoder	(B) O	R gate	(C) Flip Flop	(D) Decoder			
51.	Write Through to	echnique is use	ed in which mer	mory for updating the	data			
(A)	Virtual memory	(B) M	lain memory	(C) Auxiliary memo	ry (D) Cache memory			
52.	Cache memory w	works on the pr	rinciple of					
	(A) Locality of	of data	(B) Locality	of memory				
	(C) Locality	of reference	(D) Locality	of reference & memor	У			
53.	Memory unit ac	cessed by cont	ent is called					
	(A) Read only	y memory	(B) Pr	rogrammable Memory	7			
	(C) Virtual M	lemory	(D) A	ssociative Memory				
54.	'Aging register	rs' are						
	(A) Counters wh	nich indicate h	ow long ago th	neir associated pages	have been referenced.			
	(B) Registers whi	ich keep track	of when the pro	gram was last accesse	ed.			
	(C) Counters to k	keep track of la	st accessed inst	ruction.				
	(D) Counters to k	keep track of th	e latest data str	uctures referred.				
55.	55. An address in main memory is called							
	(A) Physical add	lress (B) L	ogical address	(C) Memory address	s (D) Word address			

	organization re	efers to a computer syste	em cap	able of processi	ng several programs at the
	same time				
	A) SISD	B) SIMD	C) N	MISD	D) MIMD
57.	SISD represents the o	organization of single co	mputer	containing	
	A) Control unit	B) processor unit	(C) memory unit	D) all
58.	Which is a type of m	icroprocessor that is desi	gned v	with limited num	ber of instructions:
	a. CPU	b. RISC	с	ALU	d. MUX
59.	Which unit is a pipeli	ne system helps in speed	ing up	processing over	a non pipeline system:
	a. CPU	b. RISC	c.	ALU	d. MUX
60.	SIMD stands for:				
a.	System instruction	multiple data	b.	Single instruc	tion multiple data
c.	Symmetric instruct	ion multiple data	d.	Scale instruction	on multiple data
61.	MIMD stands for:				
a.	Multiple input mult	tiple data	b.	Memory input	multiple data
c.	Multiple instruction	on multiple data	d.	Memory instru	ction multiple data
62.	Which is a method of	of decomposing a sequent	tial pro	ocess into sub op	erations:
a.	Pipeline	b. CISC	c.	RISC	d. Database
63.	Which is used to spe	eed-up the processing:			
a.	Pipeline	b. Vector process	sing	c. Both	d. None
64.	Which processor is	a peripheral device atta	ched to	o a computer so	that the performance of a
	computer can be impr	roved for numerical comp	outatio	118.	
a.	computer can be impr Attached array pr	roved for numerical compocessor b. SIMD	putatio array p	processor c.	Both d. None
a. 65.	Attached array pro- Which types of regis	roved for numerical compocessor b. SIMD ster holds a single vector	putatio array p conta	ns: processor c. ining at least tw	Both d. None to read ports and one write
a. 65.	computer can be impr Attached array pr Which types of regis ports:	roved for numerical compocessor b. SIMD ster holds a single vector	putatio array p conta	ns: processor c. ining at least tw	Both d. None to read ports and one write
a. 65.	Attached array pro Attached array pro Which types of regis ports: a. Data system	roved for numerical comp ocessor b. SIMD ster holds a single vector b. Data base	outatio array p conta c.	ns: processor c. iining at least tw Memory	Both d. None to read ports and one write d. Vector register
a. 65. 66.	Attached array pro Attached array pro Which types of regis ports: a. Data system Which control refers	ocessor b. SIMD ster holds a single vector b. Data base to the track of the addres	c. c. c. c.	ns: processor c. iining at least tw Memory istructions:	Both d. None to read ports and one write d. Vector register
a. 65. 66.	Attached array proAttached array proWhich types of regisports:a.Data systemWhich control refersa.Data control	ocessor b. SIMD ster holds a single vector b. Data base to the track of the addres b. Register control	c. c. c. c. c. c. c. c. c. fin c. fin	ns: processor c. ining at least tw Memory structions: Program contro	Both d. None to read ports and one write d. Vector register I d. None of these
a. 65. 66.	Attached array proAttached array proWhich types of regisports:a. Data systemWhich control refersa. Data controlSDRAM stands for:	ocessor b. SIMD ster holds a single vector b. Data base to the track of the addres b. Register control	c. c. c. c. c. c. c. c. c. c. fin c. fin	ns: processor c. ining at least tw Memory sstructions: Program contro	Bothd.Noneto read ports and one write d. Vector registerId.
a. 65. 66.	Attached array proAttached array proWhich types of regisports:a. Data systemWhich control refersa. Data controlSDRAM stands for:a. System dynami	ocessor b. SIMD ster holds a single vector b. Data base to the track of the addres b. Register control	c. c. c. c. c. c. c. c. c. fin c. fin	ns: processor c. iining at least tw Memory sstructions: Program control b. Synchi	Bothd.Noneto read ports and one writed.Vector registerId.None of theseconous dynamic random
a. 65. 66. 67.	Attached array proAttached array proWhich types of regisports:a. Data systemWhich control refersa. Data controlSDRAM stands for:a. System dynamiaccess memory c.	ocessor b. SIMD ster holds a single vector b. Data base to the track of the addres b. Register control c random access memory Both d. None	c. c. c. c. c. c. c. c. c. fin c. f	ns: processor c. ining at least tw Memory sstructions: Program control b. Synch	Bothd.Noneto read ports and one writed.Vector registerId.None of theseronous dynamic random
a.65.66.67.68.	Attached array proAttached array proWhich types of regisports:a. Data systemWhich control refersa. Data controlSDRAM stands for:a. System dynamicaccess memory c.Which operation are a	ocessor b. SIMD ster holds a single vector b. Data base to the track of the addres b. Register control c random access memory Both d. None	c. c. c. c. c. c. c. c. c. fin c fin c fin c fin c. fin c. fin c. fin c. fin c. fin c. fin c. fin c. fin c. fin c. fin c. fin c fi c fi	ns: processor c. iining at least tw Memory istructions: Program control b. Synch f data:	Both d. None ro read ports and one write d. Vector register I d. None of these ronous dynamic random
a.65.66.67.68.	Attached array proAttached array proWhich types of regisports:a. Data systemWhich control refersa. Data controlSDRAM stands for:a. System dynamicaccess memory c.Which operation are aa. Logical micro c	ocessor b. SIMD ster holds a single vector b. Data base to the track of the addres b. Register control c random access memory Both d. None associated with serial tran	c. c. c. c. c. c. c. fin fin fin fin fin fin fin fin fin fin	ns: processor c. iining at least tw Memory istructions: Program control b. Synch f data: icro operation	Bothd.Noneto read ports and one writed.Vector registerId.None of thesec.Shift micro
a.65.66.67.68.	Attached array proAttached array proWhich types of regisports:a. Data systemWhich control refersa. Data controlSDRAM stands for:a. System dynamiaccess memory c.Which operation are aa. Logical micro coperation d. None	ocessor b. SIMD ster holds a single vector b. Data base to the track of the addres b. Register control c random access memory Both d. None associated with serial tran operation b. Arithm e of these	c. c. c. c. c. c. c. fin fin fin fin fin fin fin fin fin fin	ns: processor c. ining at least tw Memory istructions: Program control b. Synch f data: icro operation	Bothd.Noneto read ports and one writed.Vector registerId.None of thesec.Shift micro
 a. 65. 66. 67. 68. 69. 	Attached array proAttached array proWhich types of regisports:a. Data systemWhich control refersa. Data controlSDRAM stands for:a. System dynamicaccess memory c.Which operation are aa. Logical micro comperation d. NoneThe contents of the pro	ocessor b. SIMD ster holds a single vector b. Data base to the track of the addres b. Register control c random access memory Both d. None associated with serial tran operation b. Arithm e of these rogram counter is the	c. c. c. c. c. c. c. fin fin fin fin fin fin fin fin fin fin	ns: processor c. ining at least tw Memory istructions: Program control b. Synch f data: icro operation	Bothd.Noneto read ports and one writed.Vector registerId.None of thesec.Shift microto be run:
 a. 65. 66. 67. 68. 69. 	Attached array proAttached array proWhich types of regisports:a. Data systemWhich control refersa. Data controlSDRAM stands for:a. System dynamicaccess memory c.Which operation are aa. Logical micro ofoperation d. NoneThe contents of the proa. Datab.	ocessor b. SIMD ster holds a single vector b. Data base to the track of the addres b. Register control c random access memory Both d. None associated with serial tran operation b. Arithm e of these rogram counter is the Address c. Counter	c. c. c. c. c. c. fin c. H c. H c. c. c. c. c. c. c. c. c. c. c. c. c.	ns: processor c. iining at least tw Memory istructions: Program control b. Synch f data: icro operation of the instruction None of these	Both d. None vo read ports and one write d. Vector register I d. None of these c. Shift micro a to be run:

70. A group of 4 binary bits is called:

a. Nibble b. Byte c. Decimal d. Digit

71. Which is a method of decomposing a sequential process into sub operations:

a. Pipeline b. CISC c. RISC d. Database

72. Which device can be thought of as transducers which can sense physical effects and convert them into machine-tractable data:

a.Storage devicesb.Peripheral devicesc.Bothd.None73. In ______ addressing technique separate address space is used for both memory and I/O

device:

a. Memory-mapped I/O b. **Isolated I/O** c. Both a & b d. None of these

74. _____operations are the results of I/O operations that are written in the computer program:

a. **Programmed I/O** b. DMA c. Handshaking d. Strobe

75. Which technique is used that identifies the highest priority resource by means of software:

a. Daisy chainingb. **Polling**c. Priorityd. Chaining76. VAD stands for:

a. Vector address b. Symbol address c. Link address d. None of these
77. _____interrupt method uses a register whose bits are set separately by interrupt signal for each

device:

a. Parallel priority interruptb.Serial priority interruptc.Both a & bd. Noneof these

78. Which is used to decentralize the decision to avail greater flexibility to the system that makes processor or microprocessor in a very short:

a. Arbitration b. Centralized c. Both a & b d. None of these

79. _____ is basically sequence of instructions with a clear indication of beginning and end for updating shared variables

a. Critical section b. Entry section c. Remainder section d. All of these80. Which memory is assembled between main memory and CPU:

a. Primary memory b. Cache memory c. Both a & b d. None of these