

# **SOLUTIONS MANUAL**

## **Computer Systems Organization and Architecture**

John D. Carpinelli

## Table of Contents

Chapter 1 .....	1
Chapter 2 .....	8
Chapter 3 .....	18
Chapter 4 .....	21
Chapter 5 .....	33
Chapter 6 .....	45
Chapter 7 .....	59
Chapter 8 .....	80
Chapter 9 .....	92
Chapter 10 .....	100
Chapter 11 .....	106
Chapter 12 .....	116

## Chapter 1

1.

$x$	$y$	$z$	$x + y'$	$y + z$	$(x + y')(y + z)$	$xy$	$xz$	$y'z$	$xy + xz + y'z$
0	0	0	1	0	0	0	0	0	0
0	0	1	1	1	1	0	0	1	1
0	1	0	0	1	0	0	0	0	0
0	1	1	0	1	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0
1	0	1	1	1	1	0	1	1	1
1	1	0	1	1	1	1	0	0	1
1	1	1	1	1	1	1	1	0	1

2. a)

$w$	$x$	$y$	$z$	$wx$	$xz$	$y'$	$wx + xz + y'$
0	0	0	0	0	0	1	1
0	0	0	1	0	0	1	1
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	1	1
0	1	0	1	0	1	1	1
0	1	1	0	0	0	0	0
0	1	1	1	0	1	0	1
1	0	0	0	0	0	1	1
1	0	0	1	0	0	1	1
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0
1	1	0	0	1	0	1	1
1	1	0	1	1	1	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	1	0	1

b)

$w$	$x$	$y$	$z$	$w + x + y + z$
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

c)

$w$	$x$	$y$	$z$	$w'x'yz$	$w'xyz$	$w'x'yz'$	$w'xyz'$	$w'x'yz + w'xyz + w'x'yz' + w'xyz'$
0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0
0	0	1	0	0	0	1	0	1
0	0	1	1	1	0	0	0	1
0	1	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0
0	1	1	0	0	0	0	1	1
0	1	1	1	0	1	0	0	1
1	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0
1	0	1	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0
1	1	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0
1	1	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0

$a$	$b$	$ab$	$(ab)'$	$a'$	$b'$	$a'+b'$
0	0	0	1	1	1	1
0	1	0	1	1	0	1
1	0	0	1	0	1	1
1	1	1	0	0	0	0

$a$	$b$	$a+b$	$(a+b)'$	$a'$	$b'$	$a'b'$
0	0	0	1	1	1	1
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	0

4. a)  $w' + x' + y' + z'$   
 b)  $w' + x' + y'z'$   
 c)  $(w' + x') + (w' + y') + (w' + z') + (x' + y') + (x' + z') + (y' + z') = w' + x' + y' + z'$

5. a) 

$wx\backslash yz$	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	0	1	0
10	0	0	0	1

 b) 

$wx\backslash yz$	00	01	11	10
00	0	1	0	1
01	0	0	1	0
11	1	0	1	0
10	1	0	0	1

$w'x'y' + w'xz + wxy + wxz'$   
 or  
 $x'y'z' + w'y'z + xyz + wyz'$

$x'z' + w'y' + xz + xy'$   
 or  
 $x'z' + w'y' + xz + y'z'$

6. a) 

$wx\backslash yz$	00	01	11	10
00	1	0	0	1
01	1	X	1	1
11	0	1	X	0
10	0	X	X	0

 b) 

$wx\backslash yz$	00	01	11	10
00	X	1	1	X
01	0	X	X	0
11	0	0	X	0
10	X	X	X	X

$w'z' + xy$                        $x'$

7. a) 

$wx\backslash yz$	00	01	11	10
00	0	1	0	0
01	0	1	1	0
11	1	1	1	1
10	0	0	0	0


 b) 

$wx\backslash yz$	00	01	11	10
00	1	0	0	0
01	1	1	0	0
11	1	1	0	1
10	1	0	0	1

 c) 

$wx\backslash yz$	00	01	11	10
00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0


$wx + xz + w'y'z$                        $y'z' + xy' + wz'$                       *Already minimal*




9.  $wxy' + wxz + w'xy + xyz'$ : 

$wx\backslash yz$	00	01	11	10
00	0	0	0	0
01	0	0	1	1
11	1	1	1	1
10	0	0	0	0

10. a)



b)




11. Change the AND gates to NAND gates. The rest of the circuit is unchanged.


12. Remove the tri-state buffers and do one of the following:

- Change each 2-input AND gate to a 3-input AND gate. Each gates' inputs should be its two original inputs and  $E$ , or
- Have each AND gate's output serve as an input to another 2-input AND gate, one gate for each original AND gate. The second input to the new 2-input AND gates is  $E$ .

13.



14.




15. Set up Karnaugh maps for each output, then develop minimal logic expressions and design the appropriate logic circuits.

$X > Y$ : $X_1X_0 \backslash Y_1Y_0$	00	01	11	10	$X = Y$ : $X_1X_0 \backslash Y_1Y_0$	00	01	11	10	$X < Y$ : $X_1X_0 \backslash Y_1Y_0$	00	01	11	10
00	0	0	0	0	00	1	0	0	0	00	0	1	0	1
01	0	0	0	0	01	0	1	0	0	01	0	0	1	0
11	1	1	0	1	11	0	0	1	0	11	0	0	0	0
10	1	1	0	0	10	0	0	0	1	10	0	0	1	0


$$(X > Y) = X_1Y_1' + X_0Y_1'Y_0' + X_1X_0Y_0'$$

$$(X = Y) = X_1'X_0'Y_1'Y_0' + X_1'X_0Y_1'Y_0 + X_1X_0'Y_1Y_0' + X_1X_0Y_1Y_0 = (X_1 \oplus Y_1)(X_0 \oplus Y_0)'$$

$$(X < Y) = X_1'Y_1 + X_1'X_0'Y_0 + X_0'Y_1Y_0$$



16.  $C_3 = X_2Y_2 + (X_2 \oplus Y_2)(X_1Y_1 + (X_1 \oplus Y_1)(X_0Y_0 + (X_0 \oplus Y_0)C_0))$   
 $C_4 = X_3Y_3 + (X_3 \oplus Y_3)(X_2Y_2 + (X_2 \oplus Y_2)(X_1Y_1 + (X_1 \oplus Y_1)(X_0Y_0 + (X_0 \oplus Y_0)C_0)))$



18

$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	1	0	1	0
01	0	0	0	1
11	X	X	X	X
10	1	0	X	X

$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	1	0	0	1
01	0	0	0	1
11	X	X	X	X
10	1	0	X	X

$$d = X_2'X_0' + X_2'X_1 + X_1X_0' + X_2X_1'X_0$$

$$e = X_2'X_0' + X_1X_0'$$

$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	1	0	0	0
01	1	1	0	1
11	X	X	X	X
10	1	1	X	X

$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	0	0	1	1
01	1	1	0	1
11	X	X	X	X
10	1	1	X	X

$$f = X_3 + X_2X_0' + X_2X_1' + X_1'X_0'$$

$$g = X_3 + X_2X_0' + X_1X_0' + X_2'X_1$$

19.

$X_3$	$X_2$	$X_1$	$X_0$	$a$	$b$	$c$	$d$	$e$	$f$	$g$
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	1	0	0

a:

$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	X	X	X	X
10	0	0	X	X

$$a = X_3'X_2'X_1'X_0 + X_2X_1'X_0'$$

b:

$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	0	0	0	0
01	0	1	0	1
11	X	X	X	X
10	0	0	X	X

$$b = X_2X_1'X_0 + X_2X_1X_0'$$

c:

$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	0	0	0	1
01	0	0	0	0
11	X	X	X	X
10	0	0	X	X

$$c = X_2'X_1X_0'$$

d:

$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	0	1	0	0
01	1	0	1	0
11	X	X	X	X
10	0	1	X	X

$$d = X_2X_1'X_0' + X_2'X_1'X_0 + X_2X_1X_0$$

e:

$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	0	1	1	0
01	1	1	1	0
11	X	X	X	X
10	0	1	X	X

$$e = X_2X_1' + X_0$$

f:

$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	0	1	1	1
01	0	0	1	0
11	X	X	X	X
10	0	0	X	X


$$f = X_1X_0 + X_3'X_2'X_0 + X_2'X_1$$

g:


$X_3X_2 \setminus X_1X_0$	00	01	11	10
00	1	1	0	0
01	0	0	1	0
11	X	X	X	X
10	0	0	X	X

$$g = X_3'X_2'X_1' + X_2X_1X_0$$

20. The four inputs can be in one of 24 (= 4!) possible orders. Since each sorter has two possible states (MAX = X MIN = Y, or MAX = Y MIN = X),  $n$  sorters can have up to  $2^n$  states. Four sorters can have only  $2^4 = 16$  states, not enough to sort all 24 possible input orders. Five sorters have  $2^5 = 32$  states, which could be sufficient. (This argument establishes a lower bound; it does not guarantee the existence of a 5-sorter network that can sort four inputs. Since the sorting network of Figure 1.24(b) matches this bound, it is a minimal network.)



22. A flip-flop is clocked if the increment signal and clock are asserted, and all flip-flops to its right are 1.



23. Each clock is driven by  $Q$  of the flip-flop to its right instead of  $Q'$ . The clock of the rightmost flip-flop is unchanged. All other signals are unchanged.

24.

$X_2$	$X_1$	$X_0$	$Q_2$	$Q_1$	$Q_0$	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	1	0	X	1	X	X	0
0	1	0	1	1	0	1	X	X	0	0	X
0	1	1	0	1	0	0	X	X	0	X	1
1	0	0	0	0	0	X	1	0	X	0	X
1	0	1	1	0	0	X	0	0	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	1	0	1	X	0	X	1	X	0

$J_2$ :

$X_2 \backslash X_1 X_0$	00	01	11	10
0	0	0	0	1
1	X	X	X	X

$J_2 = X_1 X_0'$

$J_1$ :

$X_2 \backslash X_1 X_0$	00	01	11	10
0	0	1	X	X
1	0	0	X	X

$J_1 = X_2 X_0$

$J_0$ :

$X_2 \backslash X_1 X_0$	00	01	11	10
0	1	X	X	0
1	0	X	X	1

$J_0 = X_2 X_1' + X_2 X_1$

$K_2$ :

$X_2 \backslash X_1 X_0$	00	01	11	10
0	X	X	X	X
1	1	0	0	0

$K_2 = X_1' X_0'$

$K_1$ :

$X_2 \backslash X_1 X_0$	00	01	11	10
0	X	X	0	0
1	X	X	1	0

$K_1 = X_2 X_0$


$K_0$ :

$X_2 \backslash X_1 X_0$	00	01	11	10
0	X	0	1	X
1	X	1	0	X


$K_0 = X_2' X_1 + X_2 X_1'$




25. a)





b)




26. a)



b)




27.



## Chapter 2


1. a)

Present State	$D$	Next State
0	0	0
0	1	1
1	0	0
1	1	1




b)

Present State	$T$	Next State
0	0	0
0	1	1
1	0	1
1	1	0



2.


Present State	$S$	$R$	Next State
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	U
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	U
U	0	0	U
U	0	1	0
U	1	0	1
U	1	1	U




3. Add the following states to the state table. Since all additions are self-loops, it is not necessary to change the state diagram.

Present State	$C$	$I_1$	$I_0$	Next State	$R$	$G$	$A$
$S_{NOCAR}$	0	0	1	$S_{NOCAR}$	1	0	0
$S_{NOCAR}$	0	1	0	$S_{NOCAR}$	1	0	0
$S_{NOCAR}$	0	1	1	$S_{NOCAR}$	1	0	0
$SP_{AID}$	1	0	1	$SP_{AID}$	0	1	0
$SP_{AID}$	1	1	0	$SP_{AID}$	0	1	0
$SP_{AID}$	1	1	1	$SP_{AID}$	0	1	0
$S_{CHEAT}$	0	0	1	$S_{CHEAT}$	1	0	1
$S_{CHEAT}$	0	1	0	$S_{CHEAT}$	1	0	1
$S_{CHEAT}$	0	1	1	$S_{CHEAT}$	1	0	1

4.




5.



6.

Address	Data (Mealy)	Data (Moore)
0000	0000	0000
0001	0010	0010
0010	0100	0100
0011	0110	0110
0100	1000	1000
0101	1010	1010
0110	1101	1100
0111	1110	1110
1000	0000	0000
1001	0010	0010
1010	0100	0100
1011	0110	0110
1100	1000	1001
1101	1010	1011
1110	1101	1100
1111	1110	1110




7.

Present State	$I$	Next State	$M$
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	11	0
10	1	10	0
11	0	00	1
11	1	01	1


$$N_1 = P_1'P_0I + P_1P_0'$$

$$N_0 = P_1'P_0'I + P_1P_0'I' + P_1P_0I$$

$$M = P_1P_0$$




8.



9.

Address	Data (Mealy)	Data (Moore)
000	000	000
001	010	010
010	000	000
011	100	100
100	111	110
101	100	100
110	000	001
111	010	011




10. State value assignments ( $P_3 - P_0$ ):  $S_0 = 0000$   $S_5 = 0001$   $S_{10} = 0010$   $S_{15} = 0011$   $S_{20} = 0100$   
 $S_{25} = 0101$   $S_{30} = 0110$   $S_{PAID} = 0111$   $S_{NOCAR} = 1000$   $S_{CHEAT} = 1001$

$$\begin{aligned}
 N_3 &= C' \\
 N_2 &= P_3'CI_1I_0 + P_3'(P_2 + P_1)CI_1I_0' + P_3'(P_2 + P_1P_0)CI_1'I_0 + P_2CI_1'I_0' \\
 N_1 &= P_3'(P_2 + P_1 + P_0)CI_1I_0 + P_3'(P_2 + P_1)CI_1I_0' + P_3'(P_1'P_0 + P_1P_0' + P_2P_1P_0)CI_1'I_0 + P_1P_0CI_1'I_0' \\
 N_0 &= P_3'(P_2 + P_1 + P_0)CI_1I_0 + P_3'(P_0 + P_2P_1)CI_1I_0' + P_3'(P_0' + P_2P_1)CI_1'I_0 + P_3'P_0CI_1'I_0' + P_3P_0C \\
 &\quad + P_3'(P_2' + P_1' + P_0')C' \\
 R &= S_{PAID}' \\
 G &= S_{PAID} \\
 A &= S_{CHEAT}
 \end{aligned}$$

11. State value assignments ( $P_3 - P_0$ ):  $S_0 = 0000$   $S_5 = 0001$   $S_{10} = 0010$   $S_{15} = 0011$   $S_{20} = 0100$   
 $S_{25} = 0101$   $S_{30} = 0110$   $S_{PAID} = 0111$   $S_{NOCAR} = 1000$   $S_{CHEAT} = 1001$

$$\begin{aligned}
 N_3 &= C' \\
 N_2 &= P_3'CI_1I_0 + P_3'(P_2 + P_1)CI_1I_0' + P_3'(P_2 + P_1P_0)CI_1'I_0 + P_2CI_1'I_0' \\
 N_1 &= P_3'(P_2 + P_1 + P_0)CI_1I_0 + P_3'(P_2 + P_1)CI_1I_0' + P_3'(P_1'P_0 + P_1P_0' + P_2P_1P_0)CI_1'I_0 + P_1P_0CI_1'I_0' \\
 N_0 &= P_3'(P_2 + P_1 + P_0)CI_1I_0 + P_3'(P_0 + P_2P_1)CI_1I_0' + P_3'(P_0' + P_2P_1)CI_1'I_0 + P_3'P_0CI_1'I_0' + P_3P_0C \\
 &\quad + P_3'(P_2' + P_1' + P_0')C' \\
 R &= G' \\
 G &= P_3'(P_2 + P_1)CI_1I_0 + P_3'P_2P_0CI_1 + P_3'P_2P_1C(I_1 + I_0) + P_3'P_2P_1P_0C \\
 A &= P_3'(P_2 + P_1 + P_0)C'
 \end{aligned}$$

Address	Data
0000XXX	1001101 1001101 1001101 1001101 0000100 0001100 0010100 0101100
0001XXX	1001101 1001101 1001101 1001101 0001100 0010100 0011100 0110100
0010XXX	1001101 1001101 1001101 1001101 0010100 0011100 0100100 0111010
0011XXX	1001101 1001101 1001101 1001101 0011100 0100100 0101100 0111010
0100XXX	1001101 1001101 1001101 1001101 0100100 0101100 0110100 0111010
0101XXX	1001101 1001101 1001101 1001101 0101100 0110100 0111010 0111010
0110XXX	1001101 1001101 1001101 1001101 0110100 0111010 0111010 0111010
0111XXX	1000100 1000100 1000100 1000100 0111010 0111010 0111010 0111010
1000XXX	1000100 1000100 1000100 1000100 0000100 0000100 0000100 0000100
1001XXX	1001101 1001101 1001101 1001101 0000100 0000100 0000100 0000100
1010XXX	1000100 1000100 1000100 1000100 1000100 1000100 1000100 1000100
1011XXX	1000100 1000100 1000100 1000100 1000100 1000100 1000100 1000100
1100XXX	1000100 1000100 1000100 1000100 1000100 1000100 1000100 1000100
1101XXX	1000100 1000100 1000100 1000100 1000100 1000100 1000100 1000100
1110XXX	1000100 1000100 1000100 1000100 1000100 1000100 1000100 1000100
1111XXX	1000100 1000100 1000100 1000100 1000100 1000100 1000100 1000100



13. $N_2: P_2P_1 \setminus P_0U$	00 01 11 10	$N_1: P_2P_1 \setminus P_0U$	00 01 11 10	$N_2: P_2P_1 \setminus P_0U$	00 01 11 10
	00		00		00
	01		01		01
	11		11		11
	10		10		10

14. The next state logic is the same as for the Moore machine.

$$\begin{aligned}
 N_2 &= P_2P_0' + P_2U' + P_1P_0U \\
 N_1 &= P_1P_0' + P_1U' + P_2'P_1'P_0U \\
 N_0 &= P_0'U + P_0U' \\
 C &= P_2'P_1'P_0'U' + P_2P_1'P_0U \\
 V_2 &= P_2'P_1P_0U + P_2P_1'P_0' + P_2P_1'P_0U' \\
 V_1 &= P_2'P_1'P_0U + P_2'P_1P_0' + P_2'P_1P_0U' \\
 V_0 &= (P_2' + P_1')P_0'U + (P_2' + P_1)P_0U'
 \end{aligned}$$


15. All possible next state values are already used.

16. State value assignments ( $P_3 - P_0$ ):  $S_0 = 0000$   $S_5 = 0001$   $S_{10} = 0010$   $S_{15} = 0011$   $S_{20} = 0100$   
 $S_{25} = 0101$   $S_{30} = 0110$   $S_{PAID} = 0111$   $S_{NOCAR} = 1000$   $S_{CHEAT} = 1001$   $S_A = 1010$   
 $S_B = 1011$   $S_C = 1100$   $S_D = 1101$   $S_E = 1110$   $S_F = 1111$

Add to state table:

Present State	C	I <sub>1</sub>	I <sub>0</sub>	Next State	R	G	A
1010	X	X	X	1000	0	0	0
1011	X	X	X	1000	0	0	0
1100	X	X	X	1000	0	0	0
1101	X	X	X	1000	0	0	0
1110	X	X	X	1000	0	0	0
1111	X	X	X	1000	0	0	0

Add to state diagram:



$$N_3 = C' + P_3(P_2 + P_1)$$

$$N_2 = P_3'CI_1I_0 + P_3'(P_2 + P_1)CI_1I_0' + P_3'(P_2 + P_1P_0)CI_1'I_0 + P_2CI_1'I_0'$$

$$N_1 = P_3'(P_2 + P_1 + P_0)CI_1I_0 + P_3'(P_2 + P_1)CI_1I_0' + P_3'(P_1'P_0 + P_1P_0' + P_2P_1P_0)CI_1'I_0 + P_1P_0CI_1'I_0'$$

$$N_0 = P_3'(P_2 + P_1 + P_0)CI_1I_0 + P_3'(P_0 + P_2P_1)CI_1I_0' + P_3'(P_0' + P_2P_1)CI_1'I_0 + P_3'P_0CI_1'I_0' + P_3P_0C$$

$$+ P_3'(P_2' + P_1' + P_0')C'$$



$$R = S_{PAID}'$$

$$G = S_{PAID}$$


$$A = S_{CHEAT}$$

17.  $N_3 = P_2P_1P_0U' + P_3(P_2' + P_1' + P_0' + U)$   
 $N_2 = P_3P_2(P_0 + U) + P_2P_1 + P_3'P_1P_0'U'$   
 $N_1 = P_3'(P_2 + P_1)U' + P_2P_1P_0U' + P_1U$   
 $N_0 = (P_3' + P_2)P_1'U + P_3'P_2U + P_0U'$   
 $C = P_2'P_1'P_0'$   
 $V_2 = P_3P_1'P_0 + P_3P_2P_0'$   
 $V_1 = P_3'P_1P_0' + P_2P_1P_0$   
 $V_0 = P_3'P_2'P_0 + P_2P_1P_0 + P_3P_1'P_0$

18.





19.







20. States are of the form  $ABCYZ$ , where  $A|B|C = 0$  if a player may signal, or 1 if the player may not signal.  $YZ$  represents the player answering the question (01 = player 1, 10 = player 2, 11 = player 3, 00 = no player). Although not shown in the diagram, there is an arc from every state back to state 00000 with condition  $R$ .




Address	Data	Address	Data	Address	Data
XXXXX XX1X	00000 000	00110 XX00	00110 010	10010 XX00	10010 010
00000 000X	00000 000	00110 XX01	01100 010	10010 XX01	11000 010
00000 010X	00001 000	01000 X00X	01000 000	10011 XX00	10011 001
00000 100X	00010 000	01000 010X	01001 000	10011 XX01	10100 001
00000 110X	00011 000	01000 110X	01011 000	10100 0X0X	10100 000
00001 XX00	00001 100	01001 XX00	01001 100	10100 100X	10110 000
00001 XX01	10000 100	01001 XX01	11000 100	10100 110X	10100 000
00010 XX00	00010 010	01011 XX00	01011 001	10110 XX00	10110 010
00010 XX01	01000 010	01011 XX01	01100 001	10110 XX01	11100 010
00011 XX00	00011 001	01100 000X	01100 000	11000 0X0X	11000 000
00011 XX01	00100 001	01100 010X	01101 000	11000 100X	11000 000
00100 000X	00100 000	01100 1X0X	01100 000	11000 110X	11011 000
00100 010X	00101 000	01101 XX00	01101 100	11011 XX00	11011 001
00100 100X	00110 000	01101 XX01	11100 100	11011 XX01	11100 001
00100 110X	00100 000	10000 0X0X	10000 000	11100 XX0X	11100 000
00101 XX00	00101 100	10000 100X	10010 000	All others	00000 000
00101 XX01	10100 100	10000 110X	10011 000		

21. States are of the form  $ABCYZ$ , where  $A|B|C = 0$  if a player may signal, or 1 if the player may not signal.  $YZ$  represents the player answering the question (01 = player 1, 10 = player 2, 11 = player 3, 00 = no player). Although not shown in the diagram, there is an arc from every state back to state 00000 with condition  $R$ .




Address	Data	Address	Data	Address	Data
XXXXX XX1X	00000 000	00110 XX00	00110 010	10010 XX00	10010 010
00000 000X	00000 000	00110 XX01	01100 000	10010 XX01	11000 000
00000 010X	00001 100	01000 X00X	01000 000	10011 XX00	10011 001
00000 100X	00010 010	01000 010X	01001 100	10011 XX01	10100 000
00000 110X	00011 001	01000 110X	01011 001	10100 0X0X	10100 000
00001 XX00	00001 100	01001 XX00	01001 100	10100 100X	10110 010
00001 XX01	10000 000	01001 XX01	11000 000	10100 110X	10100 000
00010 XX00	00010 010	01011 XX00	01011 001	10110 XX00	10110 010
00010 XX01	01000 000	01011 XX01	01100 000	10110 XX01	11100 000
00011 XX00	00011 001	01100 000X	01100 000	11000 0X0X	11000 000
00011 XX01	00100 000	01100 010X	01101 100	11000 100X	11000 000
00100 000X	00100 000	01100 1X0X	01100 000	11000 110X	11011 001
00100 010X	00101 100	01101 XX00	01101 100	11011 XX00	11011 001
00100 100X	00110 010	01101 XX01	11100 000	11011 XX01	11100 000
00100 110X	00100 000	10000 0X0X	10000 000	11100 XX0X	11100 000
00101 XX00	00101 100	10000 100X	10010 010	All others	00000 000
00101 XX01	10100 000	10000 110X	10011 001		


22.



23.



24.



25.

$P_j$ :  $P_0XY$

$P_0$ :  $P_0XY'$  should be  $P_0X'Y'$

B:  $P_0$  should be  $P_0'$

should be  $P_0XY$

26.

CLR:  $0XY'$  should be  $1XY'$

Counter input  $D_0$ :  $0X'Y$  should be  $0XY$

A: 1 should be 0

27.

Address	Correct Data
0011	01110
0100	01011
1011	00111

## Chapter 3

1. a) Data movement    b) Data operation    c) Program control    d) Data operation    e) Data operation
2. a) Data operation    b) Program control    c) Data movement    d) Data movement    e) Data operation
3. a) Direct            b) Implied            c) Implicit
4. a) Implicit          b) Direct            c) Implicit
5. a) Implicit          b) Direct            c) Implicit
6. a) Register Direct    b) Immediate        c) Implicit            d) Immediate        e) Direct
7. a) Implicit          b) Direct            c) Indirect            d) Register Indirect    e) Register Direct
8. a) Register Direct    b) Register Indirect    c) Implicit            d) Implicit            e) Immediate
9. a)  $AC = 11$     b)  $AC = 12$     c)  $AC = 10$     d)  $AC = 11$     e)  $AC = 10$     f)  $AC = 33$     g)  $AC = 41$
10. a)  $AC = 11$     b)  $AC = 12$     c)  $AC = 30$     d)  $AC = 31$     e)  $AC = 10$     f)  $AC = 23$     g)  $AC = 31$
11. a)  $AC = 11$     b)  $AC = 12$     c)  $AC = 20$     d)  $AC = 21$     e)  $AC = 10$     f)  $AC = 43$     g)  $AC = 21$
12.    a) MUL X,B,C  
      ADD X,X,A  
      ADD X,X,D            b) MOV X,B  
      MUL X,C  
      ADD X,A  
      ADD X,D            c) LOAD B  
      MUL C  
      ADD A  
      ADD D  
      STORE X            d) PUSH A  
      PUSH B  
      PUSH C  
      MUL  
      PUSH D  
      ADD  
      ADD  
      POP X
13.    a) MUL T,A,B  
      MUL T,T,C  
      ADD X,E,F  
      MUL X,X,D  
      ADD X,X,T            b) MOV T,A  
      MUL T,B  
      MUL T,C  
      MOV X,E  
      ADD X,F  
      MUL X,D  
      ADD X,T            c) LOAD A  
      MUL B  
      MUL C  
      STORE T  
      LOAD E  
      ADD F  
      MULT D  
      ADD T  
      STORE X            d) PUSH A  
      PUSH B  
      MUL  
      PUSH C  
      MUL  
      PUSH D  
      PUSH E  
      PUSH F  
      ADD  
      MUL  
      ADD  
      POP X

14. a) MUL X,B,C      b) MOV T,B      c) LOAD B      d) PUSH A  
 SUB X,A,X          MUL T,C          MUL C          PUSH B  
 MUL T,E,F          MOV X,A          STORE T        PUSH C  
 ADD T,T,D          SUB X,T          LOAD A          MUL  
 MUL X,X,T          MOV T,E          SUB T          SUB  
                       MUL T,F          STORE X        PUSH D  
                       ADD T,D          LOAD E          PUSH E  
                       MUL X,T          MUL F          PUSH F  
   ADD D          MUL  
   MUL X          ADD  
   STORE X        MUL  
   POP X

15.

Processor	Time per instruction	# Instructions	Total time
0	35 ns	4	140 ns
1	50 ns	3	150 ns
2	70 ns	2	140 ns
3	100 ns	1	100 ns

fastest

16.

Processor	Time per instruction	# Instructions	Total time
0	35 ns	8	280 ns
1	50 ns	5	250 ns
2	70 ns	4	280 ns
3	100 ns	3	300 ns

fastest

17.

Processor	Time per instruction	# Instructions	Total time
0	35 ns	12	420 ns
1	50 ns	9	450 ns
2	70 ns	7	490 ns
3	100 ns	5	500 ns

fastest

18.

Processor	Time per instruction	# Instructions	Total time
0	35 ns	12	420 ns
1	50 ns	11	550 ns
2	70 ns	8	560 ns
3	100 ns	5	500 ns

fastest

- 19.
- |  |   |
|--|---|
| LDAC 1001H<br>MVAC<br>LDAC 1002H<br>ADD<br>MVAC<br>LDAC 1003H<br>ADD<br>MVAC<br>LDAC 1004H<br>ADD<br>MVAC<br>LDAC 1005H<br>ADD<br>MVAC | LDAC 1006H<br>ADD<br>MVAC<br>LDAC 1007H<br>ADD<br>MVAC<br>LDAC 1008H<br>ADD<br>MVAC<br>LDAC 1009H<br>ADD<br>MVAC<br>LDAC 100AH<br>ADD<br>STAC 1000H |
|--|---|
-


20. LXI H, 1001H  
 MVI B,0AH  
 XRA A  
 Loop: ADD M  
 INX H  
 DCR B  
 JNZ Loop  
 STA 1000H

21.	CLAC INAC STAC FA <i>FA = 1</i> INAC STAC FB <i>FB = 2</i> STAC Count <i>Count = 2</i> STAC FN <i>FN = 2</i> MVAC LDAC SUB Loop: JMPZ Done <i>If n = 2 then done</i> LDAC FA MVAC LDAC FB ADD STAC FA <i>FA = FA + FB</i> LDAC Count INAC STAC Count <i>Count = Count + 1</i> MVAC LDAC n SUB JMPZ DoneA <i>If Count = n then done, result in FA</i>	LDAC FB MVAC LDAC FA ADD STAC FB <i>FB = FB + FA</i> LDAC Count INAC STAC Count <i>Count = Count + 1</i> MVAC LDAC n SUB JMPZ DoneB <i>If Count = n then done, result in FB</i> JUMP Loop <i>Not done, loop back</i> DoneA: LDAC FA STAC FN <i>FN = FA</i> JUMP Done DoneB: LDAC FB STAC FN <i>FN = FB</i> Done: ...
-----	--	--


22.	LDA n MOV D,A <i>D = n</i> MVI B,1 <i>B = FA</i> MVI A,2 MOV C,A <i>C = FB</i> DCR D DCR D JZ Done <i>Initially A = FA</i> Loop: ADD B MOV B,A <i>FA = FA + FB</i> DCR D <i>If D = 0 then done</i> JZ Done ADD C MOV C,A <i>FB = FB + FA</i> DCR D <i>If D = 0 then done</i> JNZ Loop <i>Not done, loop back</i> Done: STA FN <i>Store FN</i>
-----	---

## Chapter 4


1.




2.



3.




4.







5.




6.




7.



8.



9.





10. a.)  $CE = A_7'A_6'A_5'A_4'(IO/\overline{M})'$      $OE = RD$   
 b.)  $CE = A_7'A_6'A_5'A_4(IO/\overline{M})'$      $OE = RD$   
 c.)  $CE = A_7A_6A_5A_4(IO/\overline{M})'$      $OE = RD$



11.            Big Endian            Little Endian
- a) 22 12H            22 78H  
 23 34H            23 56H  
 24 56H            24 34H  
 25 78H            25 12H
- b) 22 09H            22 27H  
 23 27H            23 09H
- c) 22 05H            22 12H  
 23 55H            23 12H  
 24 12H            24 55H  
 25 12H            25 05H

12. Start each value at location  $4X$ , where  $X \in I \geq 0, 20$  for example.



13.





14. This is the same as the previous problem, except  $\overline{IO/M}$  is not included.




15.




16. This is the same as the previous problem, except  $\overline{IO/M}$  is not included.




17.




18. This is the same as the previous problem, except  $IO/\bar{M}$  is not included.




19.



20.




21.






22. Memory subsystem:




22 (continued). I/O subsystem:





## Chapter 5


1. a)  $\alpha: W \leftarrow X, Y \leftarrow Z$
- b)  $\alpha: W \leftarrow X$   
 $\alpha': Y \leftarrow Z$
- c)  $\alpha': W \leftarrow X$




3. a)  $\alpha: X \leftarrow Y$   
 $\beta: X \leftarrow Y'$
- b)  $\alpha: X \leftarrow 0$   
 $\beta: X \leftarrow X'$




6. a)




b)



c)




7.




8. a) 0011 0010 0000 0100  
b) 0100 1100 1000 0001  
c) 0011 0010 0000 0101  
d) 0100 1100 1000 0001  
e) 1011 0010 0000 0100  
f) 1100 1100 1000 0001  
g) 1001 0000 0010 0000  
h) 0000 1001 1001 0000
9. a) 0000 0111 0010 1010  
b) 0100 0001 1100 1010  
c) 0000 0111 0010 1011  
d) 1100 0001 1100 1010  
e) 1000 0111 0010 1010  
f) 1100 0001 1100 1010  
g) 0011 1001 0101 0000  
h) 0000 1000 0011 1001
10. a) 1011 0010 1111 0000  
b) 0010 1100 1011 1100  
c) 1011 0010 1111 0000  
d) 0010 1100 1011 1100  
e) 0011 0010 1111 0000  
f) 0010 1100 1011 1100  
g) 1001 0111 1000 0000  
h) 0000 0101 1001 0111


11. a)




b)




c)




d)




12. a)




b)



c)



d)



13. a)  $X \leftarrow 0, X[(n-2)-1]$

b)  $X \leftarrow X[(n-2)-0, (n-1)]$

c)  $X \leftarrow X[0, (n-1)-1]$

d)  $X[(n-2)-0] \leftarrow X[(n-3)-0], 0$

e)  $X[(n-2)-0] \leftarrow X[(n-1)-1]$


f)  $X \leftarrow X[(n-5)-0], 0000$

g)  $X \leftarrow 0000, X[(n-1)-4]$

14. Define  $X_1X_0 = 00 (S_0), 01 (S_1), 10 (S_2), 11 (S_3)$ .  $I$  is the input bit.

$X_1'X_0'I: M \leftarrow 0$   
 $X_1'X_0I: X_0 \leftarrow 1, M \leftarrow 0$   
 $X_1X_0I': X_0 \leftarrow 0$   
 $X_1'X_0I: X_1 \leftarrow 1, X_0 \leftarrow 0$   
 $X_1X_0T: X_0 \leftarrow 1, M \leftarrow 1$   
 $X_1X_0I': X_1 \leftarrow 0, X_0 \leftarrow 0, M \leftarrow 0$   
 $X_1X_0I: X_1 \leftarrow 0, M \leftarrow 0$

15.



16. Define  $X_1X_0 = 00 (S_0), 01 (S_1), 10 (S_2), 11 (S_3)$ .  $I$  is the input bit.

*Brute force solution (one RTL statement per input value per state)*

$X_2'X_1'X_0'I: M \leftarrow 0$   
 $X_2'X_1'X_0I: X_0 \leftarrow 1, M \leftarrow 0$   
 $X_2'X_1X_0I': X_1 \leftarrow 1, X_0 \leftarrow 0$   
 $X_2'X_1X_0I: X_1 \leftarrow 1, X_0 \leftarrow 1$   
 $X_2'X_1X_0T: X_2 \leftarrow 1, X_1 \leftarrow 0$   
 $X_2'X_1X_0T: X_2 \leftarrow 1, X_1 \leftarrow 0, X_0 \leftarrow 1$   
 $X_2'X_1X_0I': X_2 \leftarrow 1, X_0 \leftarrow 0, M \leftarrow 1$   
 $X_2'X_1X_0I: X_2 \leftarrow 1$   
 $X_2X_1'X_0T: X_2 \leftarrow 0$   
 $X_2X_1'X_0I: X_2 \leftarrow 0, X_0 \leftarrow 1$   
 $X_2X_1X_0I': X_2 \leftarrow 0, X_1 \leftarrow 1, X_0 \leftarrow 0$   
 $X_2X_1X_0I: X_2 \leftarrow 0, X_1 \leftarrow 1$   
 $X_2X_1X_0T: X_1 \leftarrow 0, M \leftarrow 0$   
 $X_2X_1X_0I: X_1 \leftarrow 0, X_0 \leftarrow 1, M \leftarrow 0$   
 $X_2X_1X_0I': X_0 \leftarrow 0$


*Simpler solution (one RTL statement per state)*

$X_2'X_1'X_0': X_0 \leftarrow I, M \leftarrow 0$   
 $X_2'X_1'X_0: X_1 \leftarrow 1, X_0 \leftarrow I$   
 $X_2'X_1X_0': X_2 \leftarrow 1, X_1 \leftarrow 0, X_0 \leftarrow I$   
 $X_2'X_1X_0: X_2 \leftarrow 1, X_0 \leftarrow I, M \leftarrow I'$   
 $X_2X_1'X_0': X_2 \leftarrow 0, X_0 \leftarrow I$   
 $X_2X_1'X_0: X_2 \leftarrow 0, X_1 \leftarrow 1, X_0 \leftarrow I$   
 $X_2X_1X_0': X_1 \leftarrow 0, X_0 \leftarrow I, M \leftarrow 0$   
 $X_2X_1X_0: X_0 \leftarrow I, M \leftarrow I'$

*Simplest solution (combining states)*

$1: X_2 \leftarrow X_1, X_1 \leftarrow X_0, X_0 \leftarrow I$   
 $X_2'X_1'X_0' + X_2'X_1X_0I' + X_2X_1X_0': M \leftarrow X_2'X_1X_0I'$

17.





```

18.  library IEEE;
      use IEEE.std_logic_1164.all;

      entity string_checker is
        port(
          I,clk: in std_logic;
          M: out std_logic
        );
      end string_checker;

      architecture a_string_checker of string_checker is
        type states is (S0, S1, S2, S3);
        signal present_state, next_state: states;

      begin
        state_check_string: process(present_state,I)
          begin
            case present_state is
              when S0 => M<='0';
                if (I='0') then next_state <= S0;
                else next_state <= S1;
                end if;
              when S1 => M<='0';
                if (I='0') then next_state <= S0;
                else next_state <= S2;
                end if;
              when S2 => M<='0';
                if (I='0') then next_state <= S3;
                else next_state <= S2;
                end if;
              when S3 => M<='1';
                if (I='0') then next_state <= S0;
                else next_state <= S1;
                end if;
            end case;
          end process state_check_string;

        state_transition: process(clk)
          begin
            if rising_edge(clk) then present_state <= next_state;
            end if;
          end process state_transition;

      end a_string_checker;

```

```
19.  library IEEE;
      use IEEE.std_logic_1164.all;

      entity string_checker is
        port(
          I,clk: in std_logic;
          X1,X0: buffer std_logic;
          M: out std_logic
        );
      end string_checker;

      architecture a_string_checker of string_checker is
      begin
        cct_string_checker: process(X1,X0,I,clk)
        begin
          if rising_edge(clk) then
            X1 <= (X1 and (not X0)) or
                  ((not X1) and X0 and I);
            X0 <= ((not X1) and (not X0) and I) or
                  (X1 and (not X0) and (not I)) or
                  (X1 and X0 and I);
          end if;
          M <= X1 AND X0;
        end process cct_string_checker;
      end a_string_checker;
```

```

20.  library IEEE;
      use IEEE.std_logic_1164.all;

      entity string_checker is
        port(
          I,clk: in std_logic;
            M: out std_logic
        );
      end string_checker;

      architecture a_string_checker of string_checker is
        type states is (S0, S1, S2, S3, S4, S5, S6, S7);
        signal present_state, next_state: states;

      begin
        state_check_string: process(present_state,I)
          begin
            case present_state is
              when S0 => M<='0';
                if (I='0') then next_state <= S0;
                  else next_state <= S1;
                end if;
              when S1 => M<='0';
                if (I='0') then next_state <= S2;
                  else next_state <= S3;
                end if;
              when S2 => M<='0';
                if (I='0') then next_state <= S4;
                  else next_state <= S5;
                end if;
              when S3 => M<='0';
                if (I='0') then next_state <= S6;
                  else next_state <= S7;
                end if;
              when S4 => M<='0';
                if (I='0') then next_state <= S0;
                  else next_state <= S1;
                end if;
              when S5 => M<='0';
                if (I='0') then next_state <= S2;
                  else next_state <= S3;
                end if;
              when S6 => M<='1';
                if (I='0') then next_state <= S4;
                  else next_state <= S5;
                end if;
              when S7 => M<='0';
                if (I='0') then next_state <= S6;
                  else next_state <= S7;
                end if;
            end case;
          end process state_check_string;

        state_transition: process(clk)
          begin
            if rising_edge(clk) then present_state <= next_state;
            end if;
          end process state_transition;

      end a_string_checker;

```

```

21.  library IEEE;
      use IEEE.std_logic_1164.all;

      entity string_checker is
        port(
          I,clk: in std_logic;
          X2,X1,X0: buffer std_logic;
          M: out std_logic
        );
      end string_checker;

      architecture a_string_checker of string_checker is
      begin
        cct_string_checker: process(X1,X0,I,clk)
        begin
          if rising_edge(clk) then
            X2 <= X1;
            X1 <= X0;
            X0 <= I;
          end if;
          M <= X2 and X1 and (not X0);
        end process cct_string_checker;
      end a_string_checker;

22.  library IEEE;
      use IEEE.std_logic_1164.all;

      entity toll_booth_controller is
        port(
          I1,I0,C,clk: in std_logic;
          R,G,A: out std_logic
        );
      end toll_booth_controller;

      architecture a_toll_booth_controller of toll_booth_controller is
        type states is (SN, S0, S5, S10, S15, S20, S25, S30, SP, SC);
        signal present_state, next_state: states;

      begin
        state_toll_booth_controller: process(present_state,I1,I0)
        begin
          case present_state is
            when SN => R<='1'; G<='0'; A<='0';
              if (C='1') then next_state <= S0;
              else next_state <= SN;
              end if;
            when S0 => R<='1'; G<='0'; A<='0';
              if (C='0') then next_state <= SC;
              elsif (I1 = '0' AND I0 = '1') then next_state <= S5;
              elsif (I1 = '1' AND I0 = '0') then next_state <= S10;
              elsif (I1 = '1' AND I0 = '1') then next_state <= S25;
              else next_state <= S0;
              end if;
            when S5 => R<='1'; G<='0'; A<='0';
              if (C='0') then next_state <= SC;
              elsif (I1 = '0' AND I0 = '1') then next_state <= S10;
              elsif (I1 = '1' AND I0 = '0') then next_state <= S15;
              elsif (I1 = '1' AND I0 = '1') then next_state <= S30;
              else next_state <= S5;
              end if;
          end case;
        end process;
      end a_toll_booth_controller;

```

```

when S10 => R<='1'; G<='0'; A<='0';
  if (C='0') then next_state <= SC;
  elsif (I1 = '0' AND I0 = '1') then next_state <= S15;
  elsif (I1 = '1' AND I0 = '0') then next_state <= S20;
  elsif (I1 = '1' AND I0 = '1') then next_state <= SP;
  else next_state <= S10;
  end if;
when S15 => R<='1'; G<='0'; A<='0';
  if (C='0') then next_state <= SC;
  elsif (I1 = '0' AND I0 = '1') then next_state <= S20;
  elsif (I1 = '1' AND I0 = '0') then next_state <= S25;
  elsif (I1 = '1' AND I0 = '1') then next_state <= SP;
  else next_state <= S15;
  end if;
when S20 => R<='1'; G<='0'; A<='0';
  if (C='0') then next_state <= SC;
  elsif (I1 = '0' AND I0 = '1') then next_state <= S25;
  elsif (I1 = '1' AND I0 = '0') then next_state <= S30;
  elsif (I1 = '1' AND I0 = '1') then next_state <= SP;
  else next_state <= S20;
  end if;
when S25 => R<='1'; G<='0'; A<='0';
  if (C='0') then next_state <= SC;
  elsif (I1 = '0' AND I0 = '1') then next_state <= S30;
  elsif (I1 = '1') then next_state <= SP;
  else next_state <= S25;
  end if;
when S30 => R<='1'; G<='0'; A<='0';
  if (C='0') then next_state <= SC;
  elsif (I1 = '1' OR I0 = '1') then next_state <= SP;
  else next_state <= S30;
  end if;
when SP => R<='0'; G<='1'; A<='0';
  if (C='0') then next_state <= SN;
  else next_state <= SP;
  end if;
when SC => R<='1'; G<='0'; A<='1';
  if (C='1') then next_state <= S0;
  else next_state <= SC;
  end if;
end case;
end process state_toll_booth_controller;

state_transition: process(clk)
begin
  if rising_edge(clk) then present_state <= next_state;
  end if;
end process state_transition;

end a_toll_booth_controller;

```

```

23.  library IEEE;
      use IEEE.std_logic_1164.all;

      entity toll_booth_controller is
        port(
          I1,I0,C,clk: in std_logic;
          X3,X2,X1,X0: buffer std_logic;
          R,G,A: out std_logic
        );
      end toll_booth_controller;

      architecture a_toll_booth_controller of toll_booth_controller is
      begin
        cct_toll_booth_controller: process(X3,X2,X1,X0,I1,I0,C,clk)
        begin
          if rising_edge(clk) then
            X3 <= not C;
            X2 <= ((not X3) and C and I1 and I0) or
                  ((not X3) and (X2 or X1) and C and I1 and (not I0)) or
                  ((not X3) and (X2 or (X1 and X0)) and C and (not I1) and I0)
                  or (X2 and C and (not I1) and (not I0));
            X1 <= ((not X3) and (X2 or X1 or X0) and C and I1 and I0) or
                  ((not X3) and (X2 or (not X1)) and C and I1 and (not I0)) or
                  ((not X3) and (((not X1) and X0) or (X1 and (not X0)) or
                  (X2 and X1 and X0)) and C and (not I1) and I0) or
                  (X1 and X0 and C and (not I1) and (not I0));
            X0 <= ((not X3) and (X2 or X1 or (not X0)) and C and I1 and I0) or
                  ((not X3) and (X0 or (X2 and X1)) and C and I1 and (not I0))
                  or ((not X3) and ((not X0) or (X2 and X1)) and C and
                  (not I1) and I0) or ((not X3) and X0 and C and (not I1) and
                  (not I0)) or (X3 and X0 and (not C)) or ((not X3) and
                  ((not X2) or (not X1) or (not X0)) and (not C));
          end if;
          R <= X3 or (not X2) or (not X1) or (not X0);
          G <= (not X3) and X2 and X1 and X0;
          A <= X3 and (not X2) and (not X1) and X0;
        end process cct_toll_booth_controller;
      end a_toll_booth_controller;



```

## Chapter 6


- JMP11:  $PC \leftarrow AR$   
 JMP12:  $PC \leftarrow PC + 1$   
 INC21:  $AC \leftarrow AC + 1$   
 INC22:  $AC \leftarrow AC + 1$   
 ADD11:  $DR \leftarrow M, AC \leftarrow AC + 1$   
 ADD12:  $AC \leftarrow AC + DR$   
 SKIP1:  $PC \leftarrow PC + 1$

- | Instruction | Instruction Code | Operation   |
|-------------|------------------|---|
| ADDADD      | 00AAAAAA         | $AC \leftarrow AC + M[AAAAAA] + M[AAAAAA + 1]$            |
| ANDSKIP     | 01AAAAAA         | $AC \leftarrow AC \wedge M[AAAAAA], PC \leftarrow PC + 1$ |
| INCAND      | 1XAAAAAA         | $AC \leftarrow (AC + 1) \wedge M[AAAAAA]$                 |

- This is one of many possible solutions.



5. Change the input to the counter to  $X, X', Y, X \vee Y$ .  
Change *INC* input  $IA_3$  to  $IA_2$ .  
Change *CLR* input  $IA_2$  to  $IA_3$ .
6. (*IR* must have 3 bits instead of 2.)




FETCH3:  $IR \leftarrow DR[7..5], AR \leftarrow DR[5..0]$   
 CLEAR1:  $AC \leftarrow 0$

7.
  - i) *IR* must have 3 bits instead of 2. It receives bus bits 7..5 as its inputs. During *FETCH3*, bit 5 of *DR* is sent to both *IR* and *AR*.
  - ii) *AC* needs a *CLR* input (*ACCLR* is a new control signal which connects to the new *CLR* input.)
8. Arbitrarily assign *CLEAR1* to decoder output 15.
  - i) New input to counter:  $1, IR[2..1], (IR_2 \wedge IR_1 \wedge IR_0)$ .
  - ii) Add *CLEAR1* to the inputs of the OR gate driving counter *CLR*.
  - iii) New control signal  $ACCLR = CLEAR1$ .
9. Test program: 0: CLEAR

Instruction	State	Operations performed	Next state
CLEAR	FETCH1	$AR \leftarrow 0$	FETCH2
	FETCH2	$DR \leftarrow E0H, PC \leftarrow 1$	FETCH3
	FETCH3	$IR \leftarrow 111, AR \leftarrow 20H$	CLEAR1
	CLEAR1	$AC \leftarrow 0$	FETCH1


10. (*IR* must have 4 bits instead of 2.)



FETCH3:  $IR \leftarrow DR[7..4], AR \leftarrow DR[5..0]$   
 MVAC1:  $R \leftarrow AC$   
 MOVR1:  $AC \leftarrow R$



11. i.) *IR* must have 4 bits instead of 2. It receives bus bits 7..4 as its inputs. During FETCH3, bit *DR*[5..4] is sent to both *IR* and *AR*. This is shown below.  
 ii) Register *R* is added to the CPU. It receives data from the bus and sends data to the bus through tri-state buffers. It requires only a *LD* signal. This is shown below.  
 iii) The ALU is modified as shown below.



12. Arbitrarily assign *MVACI* and *MOVRI* to decoder outputs 6 and 7, respectively.


- i) New input to counter:  $(IR_3 \wedge IR_2 \wedge IR_1)'$ ,  $IR[3..2]$ ,  $(IR_3 \wedge IR_2 \wedge IR_1 \wedge IR_0)$ .  
 ii) Add *MVACI* and *MOVRI* to the inputs of the OR gate driving counter *CLR*.  
 iii) New control signals  $RLOAD = MVACI$  and  $RBUS = MOVRI$ .  
 iv) Add *MOVRI* to the inputs of the OR gate generating *ACLOAD*.

13. Test program: 0: *MVAC*  
 1: *MOVRI*

Instruction	State	Operations performed	Next state
MVAC	FETCH1	$AR \leftarrow 0$	FETCH2
	FETCH2	$DR \leftarrow E0H, PC \leftarrow 1$	FETCH3
	FETCH3	$IR \leftarrow 1110, AR \leftarrow 20H$	MVAC1
	MVAC1	$R \leftarrow 1$	FETCH1
MOVRI	FETCH1	$AR \leftarrow 1$	FETCH2
	FETCH2	$DR \leftarrow F0H, PC \leftarrow 2$	FETCH3
	FETCH3	$IR \leftarrow 1111, AR \leftarrow 30H$	MOVRI
	MOVRI	$AC \leftarrow 1$	FETCH1

14. All operations except AND are performed by the parallel adder.

Micro-operation	Adder inputs
ADD1	$AC + BUS + 0$
shl	$AC + AC + 0$
neg	$0 + BUS' + 0$
ad1	$AC + BUS + 1$



15.  $PCLOAD = JUMP3 \vee JMPZY3 \vee JPNZY3$   
 $PCINC = FETCH2 \vee LDAC1 \vee LDAC2 \vee STAC1 \vee STAC2 \vee JMPZN1 \vee JMPZN2 \vee JPNZN1 \vee JPNZN2$   
 $DRLOAD = FETCH2 \vee LDAC1 \vee LDAC2 \vee LDAC4 \vee STAC1 \vee STAC2 \vee STAC4 \vee JUMP1 \vee JUMP2 \vee JMPZY1 \vee JMPZY2 \vee JPNZY1 \vee JPNZY2$   
 $TRLOAD = LDAC2 \vee STAC2 \vee JUMP2 \vee JMPZY2 \vee JPNZY2$   
 $IRLOAD = FETCH3$
16.  $RLOAD = MVAC1$   
 $ACLOAD = LDAC5 \vee MOVRI \vee ADD1 \vee SUB1 \vee INAC1 \vee CLAC1 \vee AND1 \vee ORI \vee XOR1 \vee NOT1$   
 $ZLOAD = ADD1 \vee SUB1 \vee INAC1 \vee CLAC1 \vee AND1 \vee ORI \vee XOR1 \vee NOT1$


State	ALUS[1..7]	
LDAC5	0010XX0	$ALUS1 = ADD1 \vee SUB1 \vee INAC1$
MOVRI	0010XX0	
ADD1	1010XX0	$ALUS2 = SUB1$
SUB1	1100XX0	$ALUS3 = LDAC5 \vee MOVRI \vee ADD1$
INAC1	1001XX0	$ALUS4 = SUB1 \vee INAC1$
CLAC1	0000XX0	$ALUS5 = XOR1 \vee NOT1$
AND1	XXX001	$ALUS6 = ORI \vee NOT1$
ORI	XXX011	$ALUS7 = AND1 \vee ORI \vee XOR1 \vee NOT1$
XOR1	XXXX101	
NOT1	XXXX111	

18. The student can execute the following program using the Relatively Simple CPU simulator to verify that each instruction performs properly.

```

0: LDAC 0000    (AC ← 1)
   NOP
   MVAC        (R ← 1)
   ADD         (AC ← 2, Z ← 0)
   INAC        (AC ← 3, Z ← 0)
   XOR         (AC ← 2, Z ← 0)
   AND         (AC ← 0, Z ← 1)
9: JMPZ 000D    (jump is taken)
   NOP         (skipped by JMPZ 000D)
D: JPNZ 0009    (jump is not taken)
   NOT         (AC ← FF, Z ← 0)
   JMPZ 0009    (jump is not taken)
   JPNZ 0018    (jump is taken)
   NOP         (skipped by JMPZ 0018)
18: CLAC       (AC ← 0, Z ← 1)
    OR         (AC ← 1, Z ← 0)
    SUB        (AC ← 0, Z ← 1)
    MOVR       (AC ← 1)
    STAC 0030  (M[30] ← 1)
    AND        (AC ← 1, Z ← 0)
    JUMP 0000  (start again)
    
```

19. SETR1:  $R \leftarrow 0$   
 SETR2:  $R \leftarrow R - 1$




20.  $R$  needs two additional inputs:  $CLR$ , driven by new control signal  $RCLR$ , and  $DCR$ , driven by new control signal  $RDCR$ .

- 21. i.) Add hardware to generate  $ISETR = I_7' \wedge I_6' \wedge I_5' \wedge I_4' \wedge I_3' \wedge I_2' \wedge I_1' \wedge I_0'$ ,  $SETR1 = ISETR \wedge T3$ , and  $SETR2 = ISETR \wedge T4$ .
- ii.) Add  $SETR1$  to the OR gate driving  $INC$  of the time counter and  $SETR2$  to the OR gate driving  $CLR$  of the time counter.
- iii.) New control signals  $RCLR = SETR1$  and  $RDCR = SETR2$ .

22. Test program: 0: SETR

Instruction	State	Operations performed	Next state
SETR	FETCH1	$AR \leftarrow 0$	FETCH2
	FETCH2	$DR \leftarrow 11H, PC \leftarrow 1$	FETCH3
	FETCH3	$IR \leftarrow 11, AR \leftarrow 1$	SETR1
	SETR1	$R \leftarrow 0$	SETR2
	SETR2	$R \leftarrow FF$	FETCH1


23.



ADDB1:  $AC \leftarrow AC + B$   
 SUBB1:  $AC \leftarrow AC - B$   
 ANDB1:  $AC \leftarrow AC \wedge B$   
 ORB1:  $AC \leftarrow AC \vee B$   
 XORB1:  $AC \leftarrow AC \oplus B$

24.


- i.) No ALU changes are needed!
- ii.) Register *B* is added to the CPU. It sends data to the bus through tri-state buffers but does not receive data from the bus (since it is never loaded). This is shown below.



25.

- i.) Add the hardware shown below to generate  $IADDB$ ,  $ISUBB$ ,  $IANDB$ ,  $IORB$ , and  $IXORB$ , and add hardware to generate  $ADDB1 = IADDB \wedge T3$ ,  $SUBB1 = ISUBB \wedge T3$ ,  $ANDB1 = IANDB \wedge T3$ ,  $ORB1 = IORB \wedge T3$ , and  $XORB1 = IXORB \wedge T3$ .
- ii.) OR together  $ADDB1$ ,  $SUBB1$ ,  $ANDB1$ ,  $ORB1$ , and  $XORB1$  to generate  $BBUS$ .
- iii.) Add the same five signals to the OR gate driving  $CLR$  of the counter.
- iv.) Change  $ALUS[1..7]$  such that  $ADD1$  is replaced by  $ADD1 \vee ADDB1$ , and so on for  $SUB1$ ,  $AND1$ ,  $OR1$ , and  $XOR1$ , yielding:


$ALUS1 = ADD1 \vee ADDB1 \vee SUB1 \vee SUBB1 \vee INAC1$   
 $ALUS2 = SUB1 \vee SUBB1$   
 $ALUS3 = LDAC5 \vee MOVRI \vee ADD1 \vee ADDB1$   
 $ALUS4 = SUB1 \vee SUBB1 \vee INAC1$   
 $ALUS5 = XOR1 \vee XORB1 \vee NOT1$   
 $ALUS6 = OR1 \vee ORB1 \vee NOT1$   
 $ALUS7 = AND1 \vee ANDB1 \vee OR1 \vee ORB1 \vee XOR1 \vee XORB1 \vee NOT1$



26. Initially  $AC = 1$  and  $B = 2$ . Fetch cycles not shown.


Instruction	State	Operations performed
ORB	ORB1	$AC \leftarrow 1 \vee 2 = 3$
ADDB	ADDB1	$AC \leftarrow 3 + 2 = 5$
ANDB	ANDB1	$AC \leftarrow 5 \wedge 2 = 0$
XORB	XORB1	$AC \leftarrow 0 \oplus 2 = 2$
SUBB	SUBB1	$AC \leftarrow 2 - 2 = 0$

27. i.) Remove  $CLAC1$  and  $INAC1$  as inputs to the OR gate which generates  $ACLOAD$ .  
 ii.) Add control inputs to  $AC$ :  $CLR = CLAC1$ , and  $INC = INAC1$ .  
 iii.) Change the input to  $Z$  as shown below.  $ZLOAD$  is unchanged.




28. State diagram and RTL code:

- FETCH1:  $AR \leftarrow PC$   
 FETCH2:  $DR \leftarrow M, PC \leftarrow PC + 1$   
 FETCH3:  $IR \leftarrow DR[7..6], AR \leftarrow DR[5..0]$   
 COM1:  $AC \leftarrow AC'$   
 JREL1:  $DR \leftarrow M$   
 JREL2:  $PC \leftarrow PC + DR[5..0]$   
 OR1:  $DR \leftarrow M$   
 OR2:  $AC \leftarrow AC \vee DR$   
 SUB11:  $DR \leftarrow M$   
 SUB12:  $AC \leftarrow AC + DR'$




The register section is the same as Figure 6.6, except for the data input to  $PC$ , shown below.




Control signals:

$$\begin{aligned}
 ARLOAD &= FETCH1 \vee FETCH3 \\
 PCLOAD &= JREL2 \\
 PCINC &= FETCH2 \\
 PCBUS &= FETCH1 \\
 DRLOAD = MEMBUS = READ &= FETCH2 \vee JREL1 \vee OR1 \vee SUB11 \\
 DRBUS &= FETCH3 \vee JREL2 \vee OR2 \vee SUB12 \\
 ACLOAD &= COM1 \vee OR2 \vee SUB12 \\
 IRLOAD &= FETCH3
 \end{aligned}$$


ALU:



Control unit:



29. State diagram and RTL code:




FETCH1: $AR \leftarrow PC$	ADD1: $DR \leftarrow M, PC \leftarrow PC + 1$
FETCH2: $DR \leftarrow M, PC \leftarrow PC + 1$	ADD2: $AC \leftarrow AC + DR$
FETCH3: $IR \leftarrow DR[7..5], AR \leftarrow PC$	OR1: $DR \leftarrow M, PC \leftarrow PC + 1$
LDI1: $DR \leftarrow M, PC \leftarrow PC + 1$	OR2: $AC \leftarrow AC \vee DR$
LDI2: $AC \leftarrow DR$	JUMP1: $DR \leftarrow M$
STO1: $DR \leftarrow M, PC \leftarrow PC + 1$	JUMP2: $PC \leftarrow DR$
STO2: $AR \leftarrow DR$	JREL1: $PC \leftarrow PC + 000DR[4..0]$
STO3: $DR \leftarrow AC$	SKIP1: $PC \leftarrow PC + 1$
STO4: $M \leftarrow DR$	RST1: $PC \leftarrow 0, AC \leftarrow 0$


Control signals:

$ARLOAD = FETCH1 \vee FETCH3 \vee STO2$   
 $PCLOAD = JUMP2 \vee JREL2$   
 $PCINC = FETCH2 \vee LDI1 \vee STO1 \vee ADD1 \vee OR1 \vee SKIP1$   
 $PCCLR = RST1$   
 $PCBUS = FETCH1 \vee FETCH3$   
 $PCMUX = JUMP2$   
 $DRLOAD = FETCH2 \vee LDI1 \vee STO1 \vee STO3 \vee ADD1 \vee OR1 \vee JUMP1$   
 $DRBUS = FETCH3 \vee LDI2 \vee STO2 \vee STO4 \vee ADD2 \vee OR2 \vee JUMP2 \vee JREL1$   
 $ACLOAD = LDI2 \vee ADD2 \vee OR2$   
 $ACCLR = RST1$   
 $ACBUS = STO3$   
 $IRLOAD = FETCH3$   
 $MEMBUS = READ = FETCH2 \vee LDI1 \vee STO1 \vee ADD1 \vee OR1 \vee JUMP1$   
 $BUSMEM = WRITE = STO4$

Register section:




ALU:






Control unit:



$FETCH1 = T0$	$ADD1 = IADD \wedge T3$
$FETCH2 = T1$	$ADD2 = IADD \wedge T4$
$FETCH3 = T2$	$OR1 = IOR \wedge T3$
$LDI1 = ILDI \wedge T3$	$OR2 = IOR \wedge T4$
$LDI2 = ILDI \wedge T4$	$JUMP1 = IJUMP \wedge T3$
$STO1 = ISTO \wedge T3$	$JUMP2 = IJUMP \wedge T4$
$STO2 = ISTO \wedge T4$	$JREL1 = IJREL \wedge T3$
$STO3 = ISTO \wedge T5$	$JREL2 = IJREL \wedge T4$
$STO4 = ISTO \wedge T6$	$SKIP1 = ISKIP \wedge T3$
	$RST1 = IRST \wedge T3$

30. Modified state diagram:




Modified RTL code:

LDSP1: $DR \leftarrow M, AR \leftarrow AR + 1, PC \leftarrow PC + 1$	PUSHAC1: $SP \leftarrow SP - 1, DR \leftarrow AC$
LDSP2: $TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC + 1$	PUSHAC2: $AR \leftarrow SP$
LDSP3: $SP \leftarrow DR, TR$	PUSHAC3: $M \leftarrow DR$
CALL1: $DR \leftarrow M, AR \leftarrow AR + 1, PC \leftarrow PC + 1$	POPAC1: $AR \leftarrow SP$
CALL2: $TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC + 1$	POPAC2: $DR \leftarrow M, SP \leftarrow SP + 1$
CALL3: $TR2 \leftarrow DR, DR \leftarrow PC[15..8], SP \leftarrow SP - 1$	POPAC3: $AC \leftarrow DR$
CALL4: $AR \leftarrow SP$	PUSHR1: $SP \leftarrow SP - 1, DR \leftarrow R$
CALL5: $M \leftarrow DR, AR \leftarrow AR - 1, SP \leftarrow SP - 1$	PUSHR2: $AR \leftarrow SP$
CALL6: $DR \leftarrow PC[7..0]$	PUSHR3: $M \leftarrow DR$
CALL7: $M \leftarrow DR$	POPR1: $AR \leftarrow SP$
CALL8: $PC \leftarrow TR2, DR$	POPR2: $DR \leftarrow M, SP \leftarrow SP + 1$
RET1: $AR \leftarrow SP$	POPR3: $R \leftarrow DR$
RET2: $DR \leftarrow M, SP \leftarrow SP + 1, AR \leftarrow AR + 1$	
RET3: $TR \leftarrow DR, DR \leftarrow M, SP \leftarrow SP + 1$	
RET4: $PC \leftarrow DR, TR$	

Modified register section: (shown below)

- New registers:  $SP$  (with  $LD, DEC, INC$ ),  $TR2$  (with  $LD$ , receives data directly from  $DR$ )
- New control signal:  $AR$  adds a  $DEC$  signal
- New data path:  $DR$  can receive data from  $BUS[15..8]$  or  $BUS[7..0]$
- All other connections remain the same as shown in Figure 6.15.



New control signals:

*ARDEC* = *CALL5*  
*SPLOAD* = *LDSP3*  
*SPINC* = *RET2* ∨ *RET3* ∨ *POPAC2* ∨ *POPR2*  
*SPDEC* = *CALL3* ∨ *CALL5* ∨ *PUSHAC1* ∨ *PUSHR1*  
*SPBUS* = *CALL4* ∨ *RET1* ∨ *PUSHAC2* ∨ *POPAC1* ∨ *PUSHR2* ∨ *POPRI*  
*DRSEL* = *CALL3*  
*TR2LOAD* = *CALL3*  
*TR2BUS* = *CALL8*


Modified control signals:

*ARLOAD* = (original value) ∨ *CALL4* ∨ *RET1* ∨ *PUSHAC2* ∨ *POPAC1* ∨ *PUSHR2* ∨ *POPRI*  
*ARINC* = (original value) ∨ *LDSP1* ∨ *CALL1* ∨ *RET2*  
*PCLOAD* = (original value) ∨ *CALL8* ∨ *RET4*  
*PCINC* = (original value) ∨ *LDSP1* ∨ *LDSP2* ∨ *CALL1* ∨ *CALL2*  
*PCBUS* = (original value) ∨ *CALL3* ∨ *CALL6*  
*DRLOAD* = (original value) ∨ *LDSP1* ∨ *LDSP2* ∨ *CALL1* ∨ *CALL2* ∨ *CALL3* ∨ *CALL6* ∨ *RET2* ∨ *RET3* ∨ *PUSHAC1* ∨ *POPAC2* ∨ *PUSHR1* ∨ *POPR2*  
*DRHBUS* = (original value) ∨ *LDSP3* ∨ *RET4*  
*DRLBUS* = (original value) ∨ *CALL5* ∨ *CALL7* ∨ *PUSHAC3* ∨ *POPAC3* ∨ *PUSHR3* ∨ *POPR3*  
*TRLOAD* = (original value) ∨ *LDSP2* ∨ *CALL2* ∨ *RET3*  
*TRBUS* = (original value) ∨ *LDSP3* ∨ *CALL8* ∨ *RET4*  
*RLOAD* = (original value) ∨ *POPR3*  
*RBUS* = (original value) ∨ *PUSHR1*  
*ACLOAD* = (original value) ∨ *POPAC3*  
*ACBUS* = (original value) ∨ *PUSHAC1*  
*ALUS1* = (original value) ∨ *POPAC3*  
*MEMBUS* = (original value) ∨ *LDSP1* ∨ *LDSP2* ∨ *CALL1* ∨ *CALL2* ∨ *RET2* ∨ *RET3* ∨ *POPAC2* ∨ *POPR2*  
*BUSMEM* = (original value) ∨ *CALL5* ∨ *CALL7* ∨ *PUSHAC3* ∨ *PUSHR3*  
*WRITE* = (original value) ∨ *CALL5* ∨ *CALL7* ∨ *PUSHAC3* ∨ *PUSHR3*

Control unit modifications:

- Increase the counter size to 4 bits. The decoder now outputs  $T_0 - T_{10}$ .
- Add a second instruction decoder as shown below.
- Modify the *INC* and *CLR* inputs to the counter as follows:

$$\begin{aligned}
 INC &= (\text{original value}) \vee LDSP1 \vee LDSP2 \vee CALL1 \vee CALL2 \vee CALL3 \vee CALL4 \vee CALL5 \vee CALL6 \\
 &\quad \vee CALL7 \vee RET1 \vee RET2 \vee RET3 \vee PUSHAC1 \vee PUSHAC2 \vee POPAC1 \vee POPAC2 \\
 &\quad \vee PUSHR1 \vee PUSHR2 \vee POPR1 \vee POPR2 \\
 CLR &= (\text{original value}) \vee LDSP3 \vee CALL8 \vee RET4 \vee PUSHAC3 \vee POPAC3 \vee PUSHR3 \vee POPR3
 \end{aligned}$$



$LDSP1 = ILDSP \wedge T3$	$PUSHAC1 = IPUSHAC \wedge T3$
$LDSP2 = ILDSP \wedge T4$	$PUSHAC2 = IPUSHAC \wedge T4$
$LDSP3 = ILDSP \wedge T5$	$PUSHAC3 = IPUSHAC \wedge T5$
$CALL1 = ICALL \wedge T3$	$POPAC1 = IPOPAC \wedge T3$
$CALL2 = ICALL \wedge T4$	$POPAC2 = IPOPAC \wedge T4$
$CALL3 = ICALL \wedge T5$	$POPAC3 = IPOPAC \wedge T5$
$CALL4 = ICALL \wedge T6$	$PUSHR1 = IPUSHR \wedge T3$
$CALL5 = ICALL \wedge T7$	$PUSHR2 = IPUSHR \wedge T4$
$CALL6 = ICALL \wedge T8$	$PUSHR3 = IPUSHR \wedge T5$
$CALL7 = ICALL \wedge T9$	$POPR1 = IPOPR \wedge T3$
$CALL8 = ICALL \wedge T10$	$POPR2 = IPOPR \wedge T4$
$RET1 = IRET \wedge T3$	$POPR3 = IPOPR \wedge T5$
$RET2 = IRET \wedge T4$	
$RET3 = IRET \wedge T5$	
$RET4 = IRET \wedge T6$	

## Chapter 7

1.

IR	MAP
00	0011
01	0101
10	0111
11	1000

$$\text{MAP} = IR_1 \wedge IR_0, IR_1 \oplus IR_0, IR_0', (IR_1 \wedge IR_0)'$$

2.

State	Address	S E L	A R P C	A I D R	P C I N	P C D R	D R M	P L U S	A N D	A C I N	ADDR
FETCH1	0000 (0)	0	1	0	0	0	0	0	0	0	0001
FETCH2	0001 (1)	0	0	0	1	0	1	0	0	0	0010
FETCH3	0010 (2)	1	0	1	0	0	0	0	0	0	XXXX
ADD1	0011 (3)	0	0	0	0	0	1	0	0	0	0100
ADD2	0100 (4)	0	0	0	0	0	0	1	0	0	0000
AND1	0101 (5)	0	0	0	0	0	1	0	0	0	0110
AND2	0110 (6)	0	0	0	0	0	0	0	1	0	0000
JMP1	0111 (7)	0	0	0	0	1	0	0	0	0	0000
INC1	1000 (8)	0	0	0	0	0	0	0	0	1	0000

3.

M1	M2
NOP	NOP
$DR \leftarrow M$	$PC \leftarrow PC + 1$
$AC \leftarrow AC'$	$AC \leftarrow AC + 1$
$DR \leftarrow DR + 1$	$PC \leftarrow PC + DR[5..0]$
$AR \leftarrow PC$	
$IR, AR \leftarrow DR$	
$AC \leftarrow AC \dot{\wedge} DR$	
$M \leftarrow DR$	

Required

Micro-operations in these two rows must be allocated the same relative to each other

The remaining operations are assigned arbitrarily

4. Test program: 0: ADD 4  
 1: AND 5  
 2: INC  
 3: JMP 0  
 4: 27H  
 5: 39H

Instruction	State	Address	Micro-operations	Operations performed	Next Address
ADD 4	FETCH1	0000	ARPC	$AR \leftarrow 0$	0001
	FETCH2	0001	DRM, PCIN	$DR \leftarrow 04H, PC \leftarrow 1$	0010
	FETCH3	0010	AIDR	$IR \leftarrow 00, AR \leftarrow 04H$	1000
	ADD1	1000	DRM	$DR \leftarrow 27H$	1001
	ADD2	1001	PLUS	$AC \leftarrow 0 + 27H = 27H$	0000
AND 5	FETCH1	0000	ARPC	$AR \leftarrow 1$	0001
	FETCH2	0001	DRM, PCIN	$DR \leftarrow 45H, PC \leftarrow 2$	0010
	FETCH3	0010	AIDR	$IR \leftarrow 01, AR \leftarrow 05H$	1010
	AND1	1010	DRM	$DR \leftarrow 39H$	1011
	AND2	1011	AND	$AC \leftarrow 27H \wedge 39H = 31H$	0000
INC	FETCH1	0000	ARPC	$AR \leftarrow 2$	0001
	FETCH2	0001	DRM, PCIN	$DR \leftarrow C0H, PC \leftarrow 3$	0010
	FETCH3	0010	AIDR	$IR \leftarrow 11, AR \leftarrow 00H$	1110
	INC1	1110	ACIN	$AC \leftarrow 21H + 1 = 22H$	0000
JMP 0	FETCH1	0000	ARPC	$AR \leftarrow 3$	0001
	FETCH2	0001	DRM, PCIN	$DR \leftarrow 80H, PC \leftarrow 4$	0010
	FETCH3	0010	AIDR	$IR \leftarrow 10, AR \leftarrow 00H$	1100
	JMP1	1100	PCDR	$PC \leftarrow 0$	0000


5. Use the same test program as in problem 4.

Instruction	State	Address	M1	M2	Operations performed	Next Address
ADD 4	FETCH1	0000	ARPC	NOP	$AR \leftarrow 0$	0001
	FETCH2	0001	DRM	PCIN	$DR \leftarrow 04H, PC \leftarrow 1$	0010
	FETCH3	0010	AIDR	NOP	$IR \leftarrow 00, AR \leftarrow 04H$	1000
	ADD1	1000	DRM	NOP	$DR \leftarrow 27H$	1001
	ADD2	1001	PLUS	NOP	$AC \leftarrow 0 + 27H = 27H$	0000
AND 5	FETCH1	0000	ARPC	NOP	$AR \leftarrow 1$	0001
	FETCH2	0001	DRM	PCIN	$DR \leftarrow 45H, PC \leftarrow 2$	0010
	FETCH3	0010	AIDR	NOP	$IR \leftarrow 01, AR \leftarrow 05H$	1010
	AND1	1010	DRM	NOP	$DR \leftarrow 39H$	1011
	AND2	1011	AND	NOP	$AC \leftarrow 27H \wedge 39H = 31H$	0000
INC	FETCH1	0000	ARPC	NOP	$AR \leftarrow 2$	0001
	FETCH2	0001	DRM	PCIN	$DR \leftarrow C0H, PC \leftarrow 3$	0010
	FETCH3	0010	AIDR	NOP	$IR \leftarrow 11, AR \leftarrow 00H$	1110
	INC1	1110	ACIN	NOP	$AC \leftarrow 21H + 1 = 22H$	0000
JMP 0	FETCH1	0000	ARPC	NOP	$AR \leftarrow 3$	0001
	FETCH2	0001	DRM	PCIN	$DR \leftarrow 80H, PC \leftarrow 4$	0010
	FETCH3	0010	AIDR	NOP	$IR \leftarrow 10, AR \leftarrow 00H$	1100
	JMP1	1100	PCDR	NOP	$PC \leftarrow 0$	0000

6. Use the same test program as in problem 4.

Instruction	State	Address	Control Signals	Operations performed	Next Address
ADD 4	FETCH1	0000	PCBUS, ARLOAD	$AR \leftarrow 0$	0001
	FETCH2	0001	READ, MEMBUS, DRLOAD, PCINC	$DR \leftarrow 04H, PC \leftarrow 1$	0010
	FETCH3	0010	DRBUS, ARLOAD, IRLOAD	$IR \leftarrow 00, AR \leftarrow 04H$	1000
	ADD1	1000	READ, MEMBUS, DRLOAD	$DR \leftarrow 27H$	1001
	ADD2	1001	DRBUS, ACLOAD	$AC \leftarrow 0 + 27H = 27H$	0000
AND 5	FETCH1	0000	PCBUS, ARLOAD	$AR \leftarrow 1$	0001
	FETCH2	0001	READ, MEMBUS, DRLOAD, PCINC	$DR \leftarrow 45H, PC \leftarrow 2$	0010
	FETCH3	0010	DRBUS, ARLOAD, IRLOAD	$IR \leftarrow 01, AR \leftarrow 05H$	1010
	AND1	1010	READ, MEMBUS, DRLOAD	$DR \leftarrow 39H$	1011
	AND2	1011	DRBUS, ALUSEL, ACLOAD	$AC \leftarrow 27H \wedge 39H = 31H$	0000
INC	FETCH1	0000	PCBUS, ARLOAD	$AR \leftarrow 2$	0001
	FETCH2	0001	READ, MEMBUS, DRLOAD, PCINC	$DR \leftarrow C0H, PC \leftarrow 3$	0010
	FETCH3	0010	DRBUS, ARLOAD, IRLOAD	$IR \leftarrow 11, AR \leftarrow 00H$	1110
	INC1	1110	ACINC	$AC \leftarrow 21H + 1 = 22H$	0000
JMP 0	FETCH1	0000	PCBUS, ARLOAD	$AR \leftarrow 3$	0001
	FETCH2	0001	READ, MEMBUS, DRLOAD, PCINC	$DR \leftarrow 80H, PC \leftarrow 4$	0010
	FETCH3	0010	DRBUS, ARLOAD, IRLOAD	$IR \leftarrow 10, AR \leftarrow 00H$	1100
	JMP1	1100	DRBUS, PCLOAD	$PC \leftarrow 0$	0000

7. Modified state diagram: (same as for problem 6.6)



Modified RTL code: (same as for problem 6.6)

FETCH3:  $IR \leftarrow DR[7..5], AR \leftarrow DR[5..0]$

CLEAR1:  $AC \leftarrow 0$

Microsequencer modifications:

Change the mapping hardware so that its inputs are  $IR[2..0]$  and its outputs are  $1, IR[2..1], (IR_2 \wedge IR_1 \wedge IR_0)$ .

Register modifications: (same as for problem 6.7)

- i)  $IR$  must have 3 bits instead of 2. It receives bus bits 7..5 as its inputs. During FETCH3, bit 5 of  $DR$  is sent to both  $IR$  and  $AR$ .
- ii)  $AC$  needs a  $CLR$  input ( $ACCLR$  is a new control signal which connects to the new  $CLR$  input.)

Microcode modifications:

- i) Add micro-operation  $ACCL$ , which sets  $AC \leftarrow 0$ . Connect this bit of the microsequencer to the  $CLR$  input of  $AC$ .
- ii) Add the following to microcode memory. Set the  $ACCL$  field to 0 for all other microinstructions.

State	Address	S	A	A	P	P	D	P	A	A	A	ADDR
		E	R	I	C	C	R	L	N	C	C	
		L	P	D	I	D	M	U	D	I	C	
			C	R	N	R				N	L	
CLEAR1	1111 (15)	0	0	0	0	0	0	0	0	0	1	0000

Verification: Test program: 0: CLEAR

Instruction	State	Address	Micro-operations	Operations performed	Next Address
CLEAR	FETCH1	0000	ARPC	$AR \leftarrow 0$	0001
	FETCH2	0001	DRM, PCIN	$DR \leftarrow 04H, PC \leftarrow 1$	0010
	FETCH3	0010	AIDR	$IR \leftarrow 111, AR \leftarrow 04H$	1111
	CLEAR1	1111	ACCL	$AC \leftarrow 00$	0000



8. The modifications are the same as in problem 7 with the following exceptions.
- i) Label output 0 of the M1 decoder ACCL. (This can be done because the NOP of M1 is never used. If it was used, a new micro-operation code would have to be created.) The code for ACCL is M1 = 000.
  - ii) Connect ACCL to ACCLR.
  - iii) Add the following to microcode memory.

State	Address	SEL	M1	M2	ADDR
CLEAR1	1111	0	000	0	0000

Verification: Test program: 0: CLEAR

Instruction	State	Address	M1	M2	Operations performed	Next Address
CLEAR	FETCH1	0000	ARPC	NOP	AR ← 0	0001
	FETCH2	0001	DRM	PCIN	DR ← 04H, PC ← 1	0010
	FETCH3	0010	AIDR	NOP	IR ← 111, AR ← 04H	1111
	CLEAR1	1111	ACCL	NOP	AC ← 00	0000

9. The modifications are the same as in problem 7 with the following exceptions.
- i) Add control signal output ACCLR to the control signals in microcode memory. Set it to 0 for all microinstructions except the microinstruction at address 1111.
  - ii) Add the following to microcode memory.


State	Address	S E L	A R L O A D	P C L O A D	P C I N C	D M R	A C L O A D	A C I N C	I R L O A D	A L U S E L	P C B U S	D R B U S	A C L R	ADDR
CLEAR1	1111 (15)	0	0	0	0	0	0	0	0	0	0	0	1	0000

Verification: Test program: 0: CLEAR

Instruction	State	Address	Control Signals	Operations performed	Next Address
CLEAR	FETCH1	0000	PCBUS, ARLOAD	AR ← 0	0001
	FETCH2	0001	READ, MEMBUS, DRLOAD, PCINC	DR ← 04H, PC ← 1	0010
	FETCH3	0010	DRBUS, ARLOAD, IRLOAD	IR ← 111, AR ← 04H	1111
	CLEAR1	1111	ACCLR	AC ← 00	0000

10. Modified state diagram: (same as for problem 6.10)

(IR must have 4 bits instead of 2.)



Modified RTL code: (same as for problem 6.10)

FETCH3:  $IR \leftarrow DR[7..4], AR \leftarrow DR[5..0]$

MVAC1:  $R \leftarrow AC$


MOVR1:  $AC \leftarrow R$

Microsequencer modifications:

- i) Change the mapping hardware so that its inputs are  $IR[3..0]$  and its outputs are  $(IR_3 \wedge IR_2 \wedge IR_1), IR[3..2], (IR_3 \wedge IR_2 \wedge IR_1 \wedge IR_0)$ .
- ii) Add micro-operation  $RAC (R \leftarrow AC)$ ; connect it to an OR gate that generates  $ACBUS$  and have it directly drive  $RLOAD$ .
- iii) Add micro-operation  $ACR (AC \leftarrow R)$ ; connect it to directly to  $RBUS$  and connect it to an OR gate that generates  $ACLOAD$ .

Register and ALU modifications: (same as for problem 6.11)

- i.)  $IR$  must have 4 bits instead of 2. It receives bus bits 7..4 as its inputs. During  $FETCH3$ , bit  $DR[5..4]$  is sent to both  $IR$  and  $AR$ . This is shown below.
- ii) Register  $R$  is added to the CPU. It receives data from the bus and sends data to the bus through tri-state buffers. It requires only a  $LD$  signal. This is shown below.
- iii) The ALU is modified as shown below.





12. The modifications are the same as in problem 10 with the following exceptions.
- Add control signals *RLOAD*, *RBUS*, *ACBUS*, and *ALUS2* to the control signals in microcode memory. Set them to 0 for all microinstructions except those at addresses 0110 and 0111.
  - Add the following to microcode memory.

State	Address	S E L	A R L O A D	P C L O A D	P C I N C	D M R	A C L O A D	A C I N C	I R L O A D	A L U S E L	P C B U S	D R B U S	R L O A D	R B U S	P C B U S	A L U S 2	ADDR
MVAC1	0110 (6)	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0000
MOVR1	0111 (7)	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1	0000

Verification: Test program: 0: MVAC (Initially AC = 1)  
1: MOVR


Instruction	State	Address	Control Signals	Operations performed	Next Address
MVAC	FETCH1	0000	PCBUS, ARLOAD	$AR \leftarrow 0$	0001
	FETCH2	0001	READ, MEMBUS, DRLOAD, PCINC	$DR \leftarrow E0H, PC \leftarrow 1$	0010
	FETCH3	0010	DRBUS, ARLOAD, IRLOAD	$IR \leftarrow 1110, AR \leftarrow 20H$	0110
	MVAC1	0110	ACBUS, RLOAD	$R \leftarrow 01H$	0000
MOVR	FETCH1	0000	ARPC	$AR \leftarrow 1$	0001
	FETCH2	0001	DRM, PCIN	$DR \leftarrow F0H, PC \leftarrow 2$	0010
	FETCH3	0010	AIDR	$IR \leftarrow 1111, AR \leftarrow 30H$	0111
	MOVR1	0111	RBUS, ACLOAD, ALUS2	$AC \leftarrow 01H$	0000

13. Some points that might be included:
- The mapping hardware change is equivalent to changing the inputs to the counter in the hardwired controller.
  - The changes in the state diagram and register hardware are the same for either control unit.
  - The microcode may require less hardware changes in the control unit than the hardwired control unit, especially if no new micro-operations are needed.

14. Modified state diagram and RTL code: (same as for problem 6.19)

SETR1:  $R \leftarrow 0$

SETR2:  $R \leftarrow R - 1$



Register and ALU modifications: (same as for problem 6.20)

$R$  needs two additional inputs:  $CLR$ , driven by new control signal  $RCLR$ , and  $DCR$ , driven by new control signal  $RDCR$ . There are no ALU modifications.

Microcode and microsequencer modifications:


- i) Add micro-operations  $CLRR (R \leftarrow 0)$  and  $DECR (R \leftarrow R - 1)$  to the microcode. These fields are set to zero for all existing microinstructions.
- ii) Change the mapping function to  $(IR_4 \vee IR_3), (IR_4 \vee IR_2), (IR_4 \vee IR_1), (IR_4 \vee IR_0), IR_4, 0$ .
- iii) Add the following microinstructions to the microprogram.

State	Address	Condition	BT	All other micro-operations	CLRR	DECR	ADDR
SETR1	62	1	J	0	1	0	63
SETR2	63	1	J	0	0	1	1

Verification: Test program: 0: SETR

Instruction	State	Active signals	Operations performed	Next state
SETR	FETCH1	PCBUS, ARLOAD	$AR \leftarrow 0$	FETCH2
	FETCH2	READ, MEMBUS, DRLOAD, PCINC	$DR \leftarrow 10H, PC \leftarrow 1$	FETCH3
	FETCH3	DRBUS, ARLOAD, IRLOAD	$IR \leftarrow 10H, AR \leftarrow 01H$	SETR1
	SETR1	CLRR	$R \leftarrow 00H$	SETR2
	SETR2	DECR	$R \leftarrow FFH$	FETCH1


15. Modified state diagram and RTL code: (same as for problem 6.23)



ADDB1:  $AC \leftarrow AC + B$   
 SUBB1:  $AC \leftarrow AC - B$   
 ANDB1:  $AC \leftarrow AC \wedge B$   
 ORB1:  $AC \leftarrow AC \vee B$   
 XORB1:  $AC \leftarrow AC \oplus B$

Register and ALU modifications: (same as for problem 6.24)

- i.) No ALU changes are needed!
- ii) Register *B* is added to the CPU. It sends data to the bus through tri-state buffers but does not receive data from the bus (since it is never loaded). This is shown below.



Microcode and microsequencer modifications:

- i) Add micro-operations *BPLU* ( $AC \leftarrow AC + B$ ), *BMIN* ( $AC \leftarrow AC - B$ ), *BAND* ( $AC \leftarrow AC \wedge B$ ), *BOR* ( $AC \leftarrow AC \vee B$ ), and *BXOR* ( $AC \leftarrow AC \oplus B$ ) to the microcode. These fields are set to zero for all existing microinstructions.
- ii) Change the mapping function to  $IR_3, IR_2, IR_1, IR_0, 0, IR_4$ .
- iii) Change  $ALUS[1..7]$  such that *ADD1* is replaced by  $ADD1 \vee ADDB1$ , and so on for *SUB1*, *AND1*, *OR1*, and *XOR1*, yielding:

$ALUS1 = ADD1 \vee ADDB1 \vee SUB1 \vee SUBB1 \vee INAC1$   
 $ALUS2 = SUB1 \vee SUBB1$   
 $ALUS3 = LDAC5 \vee MOVRI \vee ADD1 \vee ADDB1$   
 $ALUS4 = SUB1 \vee SUBB1 \vee INAC1$   
 $ALUS5 = XOR1 \vee XORB1 \vee NOT1$   
 $ALUS6 = OR1 \vee ORB1 \vee NOT1$   
 $ALUS7 = AND1 \vee ANDB1 \vee OR1 \vee ORB1 \vee XOR1 \vee XORB1 \vee NOT1$



18. i) The microsequencer is the same as shown in Figure 7.8, except the micro-operations fields are input to decoders which generate the micro-operations.
- ii) From the microcode of Table 7.17, the following groups of micro-operations must occur simultaneously at least once, and therefore must be located in different fields:
- PCIN, DRM, and ARIN
  - ARPC, and IRDR
  - PCIN, DRM, and TRDR
  - ZALU, and each of the arithmetic and logic micro-operations (PLUS, MINU, ACIN, ACZO, AND, OR, XOR, and NOT)
- iii) Since some microinstructions (such as NOP1) perform no micro-operations, each field requires a NOP.

One possible partitioning of the micro-operations, and its resultant microcode, are shown below.

M1		M2	M3
NOP	PLUS	NOP	NOP
TRDR	MINU	PCIN	DRM
ARIN	ACIN	IRDR	
ARPC	ACZO	ZALU	
ARDT	AND	ACDR	
PCDT	OR	ACR	
DRAC	XOR	MDR	
RAC	NOT		

State	A d d r e s s	C o n d i t i o n	B T	M1	M2	M3	A D D R
FETCH1	1	1	J	ARPC	NOP	NOP	2
FETCH2	2	1	J	NOP	PCIN	DRM	3
FETCH3	3	X	M	ARPC	IRDR	NOP	X
NOP1	0	1	J	NOP	NOP	NOP	1
LDAC1	4	1	J	ARIN	PCIN	DRM	5
LDAC2	5	1	J	TRDR	PCIN	DRM	6
LDAC3	6	1	J	ARDT	NOP	NOP	7
LDAC4	7	1	J	NOP	NOP	DRM	33
LDAC5	33	1	J	NOP	ACRD	NOP	1
STAC1	8	1	J	ARIN	PCIN	DRM	9
STAC2	9	1	J	TRDR	PCIN	DRM	10
STAC3	10	1	J	ARDT	NOP	NOP	11
STAC4	11	1	J	DRAC	NOP	NOP	34
STAC5	34	1	J	NOP	MDR	NOP	1
MVAC1	12	1	J	NOP	NOP	NOP	1
MOVR1	16	1	J	NOP	NOP	NOP	1
JUMP1	20	1	J	ARIN	NOP	DRM	21
JUMP2	21	1	J	TRDR	NOP	DRM	22
JUMP3	22	1	J	PCDT	NOP	NOP	1

State	A d d r e s s	C o n d i t i o n	B T	M1	M2	M3	A D D R
JMPZ1	24	Zc	J	NOP	NOP	NOP	41
JMPZY1	25	1	J	ARIN	NOP	DRM	26
JMPZY2	26	1	J	TRDR	NOP	DRM	27
JMPZY3	27	1	J	PCDT	NOP	NOP	1
JMPZN1	41	1	J	NOP	PCIN	NOP	42
JMPZN2	42	1	J	NOP	PCIN	NOP	1
JPNZ1	28	Z	J	NOP	NOP	NOP	45
JPNZY1	29	1	J	ARIN	NOP	DRM	30
JPNZY2	30	1	J	TRDR	NOP	DRM	31
JPNZY3	31	1	J	PCDT	NOP	NOP	1
JPNZN1	45	1	J	NOP	PCIN	NOP	46
JPNZN2	46	1	J	NOP	PCIN	NOP	1
ADD1	32	1	J	PLUS	ZALU	NOP	1
SUB1	36	1	J	MINU	ZALU	NOP	1
INAC1	40	1	J	ACIN	ZALU	NOP	1
CLAC1	44	1	J	ACCL	ZALU	NOP	1
AND1	48	1	J	AND	ZALU	NOP	1
OR1	52	1	J	OR	ZALU	NOP	1
XOR1	56	1	J	XOR	ZALU	NOP	1
NOT1	60	1	J	NOT	ZALU	NOP	1



19. The microsequencer is the same as shown in Figure 7.8, except the micro-operations fields outputs the control signals directly, as shown in the following table.

State	Address	Condition	BT	Active control signals	ADDR
FETCH1	1	1	J	ARLOAD, PCBUS	2
FETCH2	2	1	J	PCINC, DRLOAD, MEMBUS, READ	3
FETCH3	3	X	M	ARLOAD, IRLOAD, PCBUS	X
NOP1	0	1	J	None	1
LDAC1	4	1	J	ARINC, PCINC, DRLOAD, MEMBUS, READ	5
LDAC2	5	1	J	PCINC, DRLOAD, TRLOAD, MEMBUS, READ	6
LDAC3	6	1	J	ARLOAD, DRHBUS, TRBUS	7
LDAC4	7	1	J	DRLOAD, MEMBUS, READ	33
LDAC5	33	1	J	ACLOAD, ALUS3, DRLBUS	1
STAC1	8	1	J	ARINC, PCINC, DRLOAD, MEMBUS, READ	9
STAC2	9	1	J	PCINC, DRLOAD, TRLOAD, MEMBUS, READ	10
STAC3	10	1	J	ARLOAD, DRHBUS, TRBUS	11
STAC4	11	1	J	DRLOAD, ACBUS	34
STAC5	34	1	J	DRLBUS, BUSMEM, WRITE	1
MVAC1	12	1	J	RLOAD, ACBUS	1
MOVR1	16	1	J	ACLOAD, ALUS3, RBUS	1
JUMP1	20	1	J	ARINC, DRLOAD, MEMBUS, READ	21
JUMP2	21	1	J	DRLOAD, TRLOAD, MEMBUS, READ	22
JUMP3	22	1	J	PCLOAD, DRHBUS, TRBUS	1
JMPZ1	24	Zc	J	None	41
JMPZY1	25	1	J	ARINC, DRLOAD, MEMBUS, READ	26
JMPZY2	26	1	J	DRLOAD, TRLOAD, MEMBUS, READ	27
JMPZY3	27	1	J	PCLOAD, DRHBUS, TRBUS	1
JMPZN1	41	1	J	PCINC	42
JMPZN2	42	1	J	PCINC	1
JPNZ1	28	Z	J	None	45
JPNZY1	29	1	J	ARINC, DRLOAD, MEMBUS, READ	30
JPNZY2	30	1	J	DRLOAD, TRLOAD, MEMBUS, READ	31
JPNZY3	31	1	J	PCLOAD, DRHBUS, TRBUS	1
JPNZN1	45	1	J	PCINC	46
JPNZN2	46	1	J	PCINC	1
ADD1	32	1	J	ACLOAD, ZALU, ALUS1, ALUS3, RBUS	1
SUB1	36	1	J	ACLOAD, ZALU, ALUS1, ALUS2, ALUS4, RBUS	1
INAC1	40	1	J	ACLOAD, ZALU, ALUS1, ALUS4	1
CLAC1	44	1	J	ACLOAD, ZALU	1
AND1	48	1	J	ACLOAD, ZALU, ALUS7, RBUS	1
OR1	52	1	J	ACLOAD, ZALU, ALUS6, ALUS7, RBUS	1
XOR1	56	1	J	ACLOAD, ZALU, ALUS5, ALUS7, RBUS	1
NOT1	60	1	J	ACLOAD, ZALU, ALUS5, ALUS6, ALUS7	1

20. This solution is the same as for Problem 6.18. The student can execute the following program using the Relatively Simple CPU simulator to verify that each instruction performs properly.

```


0: LDAC 0000    (AC ← 1)
   NOP
   MVAC        (R ← 1)
   ADD         (AC ← 2, Z ← 0)
   INAC        (AC ← 3, Z ← 0)
   XOR         (AC ← 2, Z ← 0)
   AND         (AC ← 0, Z ← 1)
9: JMPZ 000D    (jump is taken)
   NOP         (skipped by JMPZ 000D)
D: JPNZ 0009    (jump is not taken)
   NOT         (AC ← FF, Z ← 0)
   JMPZ 0009    (jump is not taken)
   JPNZ 0018    (jump is taken)
   NOP         (skipped by JMPZ 0018)
18: CLAC       (AC ← 0, Z ← 1)
   OR          (AC ← 1, Z ← 0)
   SUB         (AC ← 0, Z ← 1)
   MOVR        (AC ← 1)
   STAC 0030    (M[30] ← 1)
   AND         (AC ← 1, Z ← 0)
   JUMP 0000    (start again)
    
```

21. The state diagram, RTL code, register section, and ALU are the same as for Problem 6.28.


State diagram and RTL code:

```

FETCH1: AR ← PC
FETCH2: DR ← M, PC ← PC + 1
FETCH3: IR ← DR[7..6], AR ← DR[5..0]
COM1:   AC ← AC'
JREL1:  DR ← M
JREL2:  PC ← PC + DR[5..0]
OR1:    DR ← M
OR2:    AC ← AC ∨ DR
SUB11:  DR ← M
SUB12:  AC ← AC + DR'
    
```




The register section is the same as Figure 6.6, except for the data input to PC, shown below.



Control signals:

$$\begin{aligned}
 ARLOAD &= FETCH1 \vee FETCH3 \\
 PCLOAD &= JREL2 \\
 PCINC &= FETCH2 \\
 PCBUS &= FETCH1 \\
 DRLOAD = MEMBUS = READ &= FETCH2 \vee JREL1 \vee OR1 \vee SUB11 \\
 DRBUS &= FETCH3 \vee JREL2 \vee OR2 \vee SUB12 \\
 ACLOAD &= COM1 \vee OR2 \vee SUB12 \\
 IRLOAD &= FETCH3
 \end{aligned}$$

ALU:




The microsequencer hardware is the same as shown in Figures 7.3 and 7.4, except the micro-operations are replaced by control signals.

Microcode:

State	Address	S E L	A R L O A D	P C L O A D	P C I N C	P C B U S	D M R	D R B U S	A C L O A D	I R L O A D	A L U S 1	A L U S 2	ADDR
FETCH1	0000 (0)	0	1	0	0	1	0	0	0	0	0	0	0001
FETCH2	0001 (1)	0	0	0	1	0	1	0	0	0	0	0	0010
FETCH3	0010 (2)	1	1	0	0	0	0	1	0	1	0	0	XXXX
COM1	1000 (8)	0	0	0	0	0	0	0	1	0	0	0	0000
JREL1	1010 (10)	0	0	0	0	0	1	0	0	0	0	0	1011
JREL2	1011 (11)	0	0	1	0	0	0	1	0	0	0	0	0000
OR1	1100 (12)	0	0	0	0	0	1	0	0	0	0	0	1101
OR2	1101 (13)	0	0	0	0	0	0	1	1	0	1	0	0000
SUB11	1110 (14)	0	0	0	0	0	1	0	0	0	0	0	1111
SUB12	1111 (15)	0	0	0	0	0	0	1	1	0	0	1	0000

22. The state diagram, RTL code, register section, and ALU are the same as for Problem 6.29.

State diagram and RTL code:




FETCH1: $AR \leftarrow PC$	ADD1: $DR \leftarrow M, PC \leftarrow PC + 1$
FETCH2: $DR \leftarrow M, PC \leftarrow PC + 1$	ADD2: $AC \leftarrow AC + DR$
FETCH3: $IR \leftarrow DR[7..5], AR \leftarrow PC$	OR1: $DR \leftarrow M, PC \leftarrow PC + 1$
LDI1: $DR \leftarrow M, PC \leftarrow PC + 1$	OR2: $AC \leftarrow AC \vee DR$
LDI2: $AC \leftarrow DR$	JUMP1: $DR \leftarrow M$
STO1: $DR \leftarrow M, PC \leftarrow PC + 1$	JUMP2: $PC \leftarrow DR$
STO2: $AR \leftarrow DR$	JREL1: $PC \leftarrow PC + 000DR[4..0]$
STO3: $DR \leftarrow AC$	SKIP1: $PC \leftarrow PC + 1$
STO4: $M \leftarrow DR$	RST1: $PC \leftarrow 0, AC \leftarrow 0$


Control signals:

$ARLOAD = FETCH1 \vee FETCH3 \vee STO2$   
 $PCLOAD = JUMP2 \vee JREL2$   
 $PCINC = FETCH2 \vee LDI1 \vee STO1 \vee ADD1 \vee OR1 \vee SKIP1$   
 $PCCLR = RST1$   
 $PCBUS = FETCH1 \vee FETCH3$   
 $PCMUX = JUMP2$   
 $DRLOAD = FETCH2 \vee LDI1 \vee STO1 \vee STO3 \vee ADD1 \vee OR1 \vee JUMP1$   
 $DRBUS = FETCH3 \vee LDI2 \vee STO2 \vee STO4 \vee ADD2 \vee OR2 \vee JUMP2 \vee JREL1$   
 $ACLOAD = LDI2 \vee ADD2 \vee OR2$   
 $ACCLR = RST1$   
 $ACBUS = STO3$   
 $IRLOAD = FETCH3$   
 $MEMBUS = READ = FETCH2 \vee LDI1 \vee STO1 \vee ADD1 \vee OR1 \vee JUMP1$   
 $BUSMEM = WRITE = STO4$

Register section:



ALU:



The microsequencer hardware is the same as shown in Figures 7.3 and 7.4, except the micro-operations are output to decoders to generate the actual micro-operation signals, and the mapping function is  $1, IR[2..0], 0$ .

Micro-operation field assignments:


M1		M2	
0	NOP	0	NOP
1	$AR \leftarrow PC$	1	$IR \leftarrow DR[7..5]$
2	$DR \leftarrow M$	2	$PC \leftarrow PC + 1$
3	$AC \leftarrow DR$	3	$PC \leftarrow 0$
4	$AR \leftarrow DR$	4	$PC \leftarrow DR$
5	$DR \leftarrow AC$	5	$PC \leftarrow PC + 000DR[4..0]$
6	$M \leftarrow DR$	6	$AC \leftarrow AC + DR$
7	$AC \leftarrow 0$	7	$AC \leftarrow AC \vee DR$

Microcode:

State	Address	SEL	M1	M2	ADDR
FETCH1	00000	0	001	000	00001
FETCH2	00001	0	101	010	00010
FETCH3	00010	1	001	001	XXXX
STO3	00100	0	101	000	00101
STO4	00101	0	110	000	00000
LDI1	10000	0	010	010	10001
LDI2	10001	0	011	000	00000
STO1	10010	0	010	010	10011
STO2	10011	0	100	000	00100
ADD1	10100	0	010	010	10101
ADD2	10101	0	000	110	00000
OR1	10110	0	010	010	10111
OR2	10111	0	000	111	00000
JUMP1	11000	0	010	000	11001
JUMP2	11001	0	000	100	00000
JREL1	11010	0	000	101	00000
SKIP1	11100	0	000	010	00000
RST1	11110	0	111	011	00000

23. The state diagram, RTL code, and register section are the same as in Problem 6.30.

Modified state diagram:




Modified RTL code:

LDSP1: $DR \leftarrow M, AR \leftarrow AR + 1, PC \leftarrow PC + 1$	PUSHAC1: $SP \leftarrow SP - 1, DR \leftarrow AC$
LDSP2: $TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC + 1$	PUSHAC2: $AR \leftarrow SP$
LDSP3: $SP \leftarrow DR, TR$	PUSHAC3: $M \leftarrow DR$
CALL1: $DR \leftarrow M, AR \leftarrow AR + 1, PC \leftarrow PC + 1$	POPAC1: $AR \leftarrow SP$
CALL2: $TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC + 1$	POPAC2: $DR \leftarrow M, SP \leftarrow SP + 1$
CALL3: $TR2 \leftarrow DR, DR \leftarrow PC[15..8], SP \leftarrow SP - 1$	POPAC3: $AC \leftarrow DR$
CALL4: $AR \leftarrow SP$	PUSHR1: $SP \leftarrow SP - 1, DR \leftarrow R$
CALL5: $M \leftarrow DR, AR \leftarrow AR - 1, SP \leftarrow SP - 1$	PUSHR2: $AR \leftarrow SP$
CALL6: $DR \leftarrow PC[7..0]$	PUSHR3: $M \leftarrow DR$
CALL7: $M \leftarrow DR$	POPR1: $AR \leftarrow SP$
CALL8: $PC \leftarrow TR2, DR$	POPR2: $DR \leftarrow M, SP \leftarrow SP + 1$
RET1: $AR \leftarrow SP$	POPR3: $R \leftarrow DR$
RET2: $DR \leftarrow M, SP \leftarrow SP + 1, AR \leftarrow AR + 1$	
RET3: $TR \leftarrow DR, DR \leftarrow M, SP \leftarrow SP + 1$	
RET4: $PC \leftarrow DR, TR$	

Modified register section: (shown below)

- New registers:  $SP$  (with  $LD, DEC, INC$ ),  $TR2$  (with  $LD$ , receives data directly from  $DR$ )
- New control signal:  $AR$  adds a  $DEC$  signal
- New data path:  $DR$  can receive data from  $BUS[15..8]$  or  $BUS[7..0]$
- All other connections remain the same as shown in Figure 6.15.



New micro-operations:

SPDT:	$SP \leftarrow DR, TR$	DRPL:	$DR \leftarrow PC[7..0]$
T2DR:	$TR2 \leftarrow DR$	PCTR:	$PC \leftarrow TR2, TR$
DRPH:	$DR \leftarrow PC[15..8]$	SPIN:	$SP \leftarrow SP + 1$
SPDC:	$SP \leftarrow SP - 1$	DRR:	$DR \leftarrow R$
ARSP:	$AR \leftarrow SP$	RDR:	$R \leftarrow DR$
ARDC:	$AR \leftarrow AR - 1$		

New mapping function:  $IR[7,3..0]00$  (The extra MSB in ADDR is 0 for all current instructions.)

$ARDEC = ARDC$   
 $SPLOAD = SPDT$   
 $SPINC = SPIN$   
 $SPDEC = SPDC$   
 $SPBUS = ARSP$   
 $DRSEL = DRPH$   
 $TR2LOAD = T2DR$   
 $TR2BUS = PCTR$

Modified control signals:

$ARLOAD = (\text{original value}) \vee ARSP$   
 $ARINC = (\text{original value}) \vee PCTR$   
 $PCLOAD = (\text{original value}) \vee DRPH \vee DRPL \vee DRR$   
 $DRLOAD = (\text{original value}) \vee DRPH \vee DRPL \vee DRR$   
 $DRHBUS = (\text{original value}) \vee SPDT$   
 $DRLBUS = (\text{original value}) \vee T2DR \vee RDR$   
 $TRLOAD = (\text{original value}) \vee LDSP2 \vee CALL2 \vee RET3$   
 $TRBUS = (\text{original value}) \vee PCTR$   
 $RLOAD = (\text{original value}) \vee RDR$   
 $RBUS = (\text{original value}) \vee DRR$



## New microinstructions:

State	Address	SEL	Micro-operations	ADDR
LDSP1	100 0000	0	DRM, ARIN, PCIN	100 0001
LDSP2	100 0001	0	TRDR, DRM, PCIN	100 0010
LDSP3	100 0010	0	SPDT	000 0001
CALL1	100 1000	0	DRM, ARIN, PCIN	100 1001
CALL2	100 1001	0	TRDR, DRM, PCIN	100 1010
CALL3	100 1010	0	T2DR, DRPH, SPDC	100 1011
CALL4	100 1011	0	ARSP	100 0100
CALL5	100 0100	0	MDR, ARDC, SPDC	100 0101
CALL6	100 0101	0	DRPL	100 0110
CALL7	100 0110	0	MDR	100 0111
CALL8	100 0111	0	PCTR	000 0001
RET1	100 1100	0	ARSP	100 1101
RET2	100 1101	0	DRM, SPIN, ARIN	100 1110
RET3	100 1110	0	TRDR, DRM, SPIN	100 1111
RET4	100 1111	0	PCDT	000 0001
PUSHAC1	101 0000	0	SPDC, DRAC	101 0001
PUSHAC2	101 0001	0	ARSP	101 0010
PUSHAC3	101 0010	0	MDR	000 0001
POPAC1	101 0100	0	ARSP	101 0101
POPAC2	101 0101	0	DRM, SPIN	101 0110
POPAC3	101 0110	0	ACDR	000 0001
PUSHR1	101 1000	0	SPDC, DRR	101 1001
PUSHR2	101 1001	0	ARSP	101 1010
PUSHR3	101 1010	0	MDR	000 0001
POPR1	101 1100	0	ARSP	101 1101
POPR2	101 1101	0	DRM, SPIN	101 1110
POPR3	101 1110	0	RDR	000 0001

## Chapter 8

1. a)  $64 = 01000000$   $64' = 1100\ 0000$   
 b)  $33 = 0010\ 0001$   $33' = 1101\ 1111$   
 c)  $-1 = 1111\ 1111$   $-1' = 0000\ 0001$
  
2. Non-negative Unsigned two's-complement  
 a)  $29 = 0001\ 1101$   $0001\ 1101$   
 b)  $-128 = \text{N/A}$   $1000\ 0000$   
 c)  $199 = 1100\ 0111$   $\text{N/A}$
  
3. Signed-Magnitude Signed-Two's Complement  
 a)  $-63 = 1011\ 1111$   $1100\ 0001$   
 b)  $147 = \text{N/A}$   $\text{N/A}$   
 c)  $85 = 0101\ 0101$   $0101\ 0101$
  
4. a)  $0011\ 1101$  ( $180 - 119 = 61$ )  
 b)  $\text{N/A}$  ( $56 + 205 = 261$ , overflow)  
 c)  $1111\ 1111$  ( $139 + 116 = 255$ )  
 d)  $\text{N/A}$  ( $116 - 139 = -23$ , negative number)
  
5. a)  $\text{N/A}$  ( $-76 - 119 = -193$ , overflow)  
 b)  $0000\ 0101$  ( $56 + -51 = 5$ )  
 c)  $1111\ 1111$  ( $-117 + 116 = -1$ )  
 d)  $\text{N/A}$  ( $116 - -117 = 233$ , overflow)
  
6. The worst cases are  $+127 + (-1) = +126$  and  $+0 + (-128) = -128$ , both of which produce valid results.

7.

Conditions	Micro-operations	<i>i</i>	<i>C</i>	<i>U</i>	<i>V</i>	<i>Y</i>	<i>Z</i>	FINISH
<i>START</i>		x	x	xxxx	xxxx	1110		0
<i>1</i>	$U \leftarrow 0, i \leftarrow 4$	4		0000			0	
<i>2</i>	$i \leftarrow i - 1$	3					0	
<i>3,Z'3</i>	$\text{shr}(CUV), \text{cir}(Y), \text{goto } 2$		0	0000	0xxx	0111		
<i>Y<sub>0</sub>2,2</i>	$CU \leftarrow U + X, i \leftarrow i - 1$	2	0	1001			0	
<i>3,Z'3</i>	$\text{shr}(CUV), \text{cir}(Y), \text{goto } 2$		0	0100	10xx	1011		
<i>Y<sub>0</sub>2,2</i>	$CU \leftarrow U + X, i \leftarrow i - 1$	1	0	1101			0	
<i>3,Z'3</i>	$\text{shr}(CUV), \text{cir}(Y), \text{goto } 2$		0	0110	110x	1101		
<i>Y<sub>0</sub>2,2</i>	$CU \leftarrow U + X, i \leftarrow i - 1$	0	0	1111			1	
<i>3,Z3</i>	$\text{shr}(CUV), \text{cir}(Y), \text{FINISH} \leftarrow 1$		0	0111	1110	1110		1

Result:  $9 * 14 = 126$ , or  $1001 * 1110 = 0111\ 1110$


Conditions	Micro-operations	<i>i</i>	<i>C</i>	<i>U</i>	<i>V</i>	<i>Z</i>	FINISH
START		x	x	xxxx	1110		0
1	$U \leftarrow 0, i \leftarrow 4$	4		0000		0	
2	$i \leftarrow i - 1$	3				0	
3,Z3	shr( <i>CUV</i> ), goto 2		0	0000	0111		
V <sub>0</sub> 2,2	$CU \leftarrow U + X, i \leftarrow i - 1$	2	0	1001		0	
3,Z3	shr( <i>CUV</i> ), goto 2		0	0100	1011		
V <sub>0</sub> 2,2	$CU \leftarrow U + X, i \leftarrow i - 1$	1	0	1101		0	
3,Z3	shr( <i>CUV</i> ), goto 2		0	0110	1101		
V <sub>0</sub> 2,2	$CU \leftarrow U + X, i \leftarrow i - 1$	0	0	1111		1	
3,Z3	shr( <i>CUV</i> ), FINISH $\leftarrow 1$		0	0111	1110		1

Result:  $9 * 14 = 126$ , or  $1001 * 1110 = 0111 1110$

Conditions	Micro-operations	<i>i</i>	<i>U</i>	<i>V</i>	<i>Y</i>	<i>Y<sub>1</sub></i>	<i>Z</i>	FINISH
START		x	xxxx	xxxx	1011	x		0
1	$U \leftarrow 0, Y_1 \leftarrow 0, i \leftarrow 4$	4	0000			0	0	
Y <sub>0</sub> Y <sub>1</sub> 2,2	$U \leftarrow U + X' + 1, i \leftarrow i - 1$	3	1010				0	
3,Z3	ashr( <i>UV</i> ), cir( <i>Y</i> ), $Y_1 \leftarrow Y_0$ , goto 2		1101	0xxx	1101	1		
2	$i \leftarrow i - 1$	2					0	
3,Z3	ashr( <i>UV</i> ), cir( <i>Y</i> ), $Y_1 \leftarrow Y_0$ , goto 2		1110	10xx	1110	1		
Y <sub>0</sub> Y <sub>1</sub> 2,2	$U \leftarrow U + X, i \leftarrow i - 1$	1	0100				0	
3,Z3	ashr( <i>UV</i> ), cir( <i>Y</i> ), $Y_1 \leftarrow Y_0$ , goto 2		0010	010x	0111	0		
Y <sub>0</sub> Y <sub>1</sub> 2,2	$U \leftarrow U + X' + 1, i \leftarrow i - 1$	0	1100				1	
3,Z3	ashr( <i>UV</i> ), cir( <i>Y</i> ), $Y_1 \leftarrow Y_0$ , FINISH $\leftarrow 1$		1110	0010	1011			1

Result:  $6 * -5 = -30$ , or  $0110 * 1011 = 1110 0010$

- 10.
- 1:  $U \leftarrow 0, V_1 \leftarrow 0, i \leftarrow n$
  - V<sub>0</sub>V<sub>1</sub>2:  $U \leftarrow U + X' + 1$
  - V<sub>0</sub>V<sub>1</sub>2:  $U \leftarrow U + X$
  - 2:  $i \leftarrow i - 1$
  - 3: ashr(*UVV<sub>1</sub>*)
  - Z3: goto 2
  - Z3: FINISH  $\leftarrow 1$



11.

Conditions	Micro-operations	<i>i</i>	<i>C</i>	<i>U</i>	<i>V</i>	<i>Y</i>	<i>Z</i>	OVERFLOW	FINISH
START		x	x	0110	1011	xxxx			0
<i>I</i> <sub>1</sub>	$CU \leftarrow U + X\hat{c} + 1$		0	1100					
<i>I</i> <sub>2</sub>	$U \leftarrow U + X$			0110					
2	$Y \leftarrow 0, OVERFLOW \leftarrow 0, i \leftarrow 4$	4				0000	0	0	
3	shl <i>CUV</i> , shl <i>Y</i> , $i \leftarrow i - 1$	3	0	1101	0110	0000	0		
<i>C</i> ' <sub>4</sub> <sub>1</sub>	$CU \leftarrow U + X\hat{c} + 1$		1	0011					
<i>C</i> ' <sub>4</sub> <sub>2</sub> , <i>Z</i> ' <sub>4</sub> <sub>2</sub>	$Y_0 \leftarrow 1, \text{goto } 3$					0001			
3	shl <i>CUV</i> , shl <i>Y</i> , $i \leftarrow i - 1$	2	0	0110	1100	0010	0		
<i>C</i> ' <sub>4</sub> <sub>1</sub>	$CU \leftarrow U + X\hat{c} + 1$		0	1100					
<i>C</i> ' <sub>4</sub> <sub>2</sub> , <i>Z</i> ' <sub>4</sub> <sub>2</sub>	$U \leftarrow U + X, \text{goto } 3$		0	0110					
3	shl <i>CUV</i> , shl <i>Y</i> , $i \leftarrow i - 1$	1	0	1101	1000	0100	0		
<i>C</i> ' <sub>4</sub> <sub>1</sub>	$CU \leftarrow U + X\hat{c} + 1$		1	0011					
<i>C</i> ' <sub>4</sub> <sub>2</sub> , <i>Z</i> ' <sub>4</sub> <sub>2</sub>	$Y_0 \leftarrow 1, \text{goto } 3$					0101			
3	shl <i>CUV</i> , shl <i>Y</i> , $i \leftarrow i - 1$	0	0	0111	0000	1010	1		
<i>C</i> ' <sub>4</sub> <sub>1</sub>	$CU \leftarrow U + X\hat{c} + 1$		0	1101					
<i>C</i> ' <sub>4</sub> <sub>2</sub> , <i>Z</i> ' <sub>4</sub> <sub>2</sub>	$U \leftarrow U + X, FINISH \leftarrow 1$			0111					1


Result:  $107 \div 10 = 10 \text{ R } 7$ , or  $0110\ 1011 \div 1010 = 1010 \text{ R } 0111$

12.

Conditions	Micro-operations	<i>i</i>	<i>C</i>	<i>U</i>	<i>V</i>	<i>Y</i>	<i>Z</i>	FINISH
START		x	x	0110	1011	xxxx		0
1	NONE							
2	$Y \leftarrow 0, C \leftarrow 0,$ $OVERFLOW \leftarrow 0, i \leftarrow 4$	4	0			0000	0	
3	shl <i>CUV</i> , shl <i>Y</i> , $i \leftarrow i - 1$	3	0	1101	0110	0000	0	
( <i>C</i> + <i>G</i> ) <sub>4</sub> , <i>Z</i> ' <sub>4</sub>	$Y_0 \leftarrow 1, U \leftarrow U + X\hat{c} + 1,$ goto 3			0011		0001		
3	shl <i>CUV</i> , shl <i>Y</i> , $i \leftarrow i - 1$	2	0	0110	1100	0010	0	
<i>Z</i> ' <sub>4</sub>	goto 3							
3	shl <i>CUV</i> , shl <i>Y</i> , $i \leftarrow i - 1$	1	0	1101	1000	0100	0	
( <i>C</i> + <i>G</i> ) <sub>4</sub> , <i>Z</i> ' <sub>4</sub>	$Y_0 \leftarrow 1, U \leftarrow U + X\hat{c} + 1,$ goto 3			0011		0101		
3	shl <i>CUV</i> , shl <i>Y</i> , $i \leftarrow i - 1$	0	0	0111	0000	1010	1	
<i>Z</i> ' <sub>4</sub>	$FINISH \leftarrow 1$							1


Result:  $107 \div 10 = 10 \text{ R } 7$ , or  $0110\ 1011 \div 1010 = 1010 \text{ R } 0111$

- 13.
- 1:  $OVERFLOW \leftarrow G$
  - G1:  $FINISH \leftarrow 1$
  - 2:  $Y \leftarrow 0, C \leftarrow 0, i \leftarrow n$
  - 3: shl *CUV*, shl *Y*,  $i \leftarrow i - 1$
  - (*C* + *G*)<sub>4</sub>:  $Y_0 \leftarrow 1, U \leftarrow U + X\hat{c} + 1$
  - Z*'<sub>4</sub>: goto 3
  - Z*'<sub>4</sub>:  $FINISH \leftarrow 1$



(Only 1, G1, and 2, and the OVERFLOW hardware are changed; the rest is the same as in the chapter.)

14.  $I_1: CU \leftarrow U + X\zeta + 1$   
 $I_2: U \leftarrow U + X, OVERFLOW \leftarrow C$   
 $CI_2: FINISH \leftarrow 1$   
 2:  $Y \leftarrow 0, i \leftarrow n$   
 3: shl CUV, shl Y,  $i \leftarrow i - 1$   
 $C\mathcal{A}_1: U \leftarrow U + X\zeta + 1$   
 $C'\mathcal{A}_1: CU \leftarrow U + X\zeta + 1$   
 $C\mathcal{A}_2: Y_0 \leftarrow 1$   
 $C'\mathcal{A}_2: U \leftarrow U + X$   
 $Z\mathcal{A}_2: FINISH \leftarrow 1$   
 $Z'\mathcal{A}_2: goto 3$




(Only  $I_2$ , and 2, and the OVERFLOW hardware are changed; the rest is the same as in the chapter.)

15.  $I_0: NU \leftarrow U_{n-1}, NX \leftarrow X_{n-1}$   
 $U_{n-1}I_0: UV \leftarrow (UV)' + 1$   
 $X_{n-1}I_0: X \leftarrow X' + 1$   
 $GI: FINISH \leftarrow 1, OVERFLOW \leftarrow 1$   
 $NUGI: UV \leftarrow (UV)' + 1$   
 $NXGI: X \leftarrow X' + 1$   
 2:  $Y \leftarrow 0, C \leftarrow 0, OVERFLOW \leftarrow 0, i \leftarrow n$   
 3: shl CUV, shl Y,  $i \leftarrow i - 1$   
 $(C + G)\mathcal{A}: Y_0 \leftarrow 1, U \leftarrow CU + X' + 1$   
 $Z\mathcal{A}: goto 3$   
 $(NU \oplus NX)\mathcal{B}: Y \leftarrow Y' + 1, U \leftarrow U' + 1$   
 $NX\mathcal{B}: X \leftarrow X' + 1$   
 $\mathcal{B}: FINISH \leftarrow 1$

16.  $I_0: NU \leftarrow U_{n-1}, NX \leftarrow X_{n-1}$   
 $U_{n-1}I_0: UV \leftarrow (UV)' + 1$   
 $X_{n-1}I_0: X \leftarrow X' + 1$   
 $I_1: CU \leftarrow U + X\zeta + 1$   
 $I_2: U \leftarrow U + X$   
 $CI_2: FINISH \leftarrow 1, OVERFLOW \leftarrow 1$   
 $NUCI_2: UV \leftarrow (UV)' + 1$   
 $NXCI_2: X \leftarrow X' + 1$   
 2:  $Y \leftarrow 0, C \leftarrow 0, OVERFLOW \leftarrow 0, i \leftarrow n$   
 3: shl CUV, shl Y,  $i \leftarrow i - 1$   
 $C\mathcal{A}_1: U \leftarrow U + X\zeta + 1$   
 $C'\mathcal{A}_1: CU \leftarrow U + X\zeta + 1$   
 $C\mathcal{A}_2: Y_0 \leftarrow 1$   
 $C'\mathcal{A}_2: U \leftarrow U + X$   
 $Z\mathcal{A}_2: goto 3$   
 $(NU \oplus NX)\mathcal{B}: Y \leftarrow Y' + 1, U \leftarrow U' + 1$   
 $NX\mathcal{B}: X \leftarrow X' + 1$   
 $\mathcal{B}: FINISH \leftarrow 1$

17. a)  $PM1: CU \leftarrow 0\ 1110, OVERFLOW \leftarrow 0$       b)  $PM1: U_s \leftarrow 0, CU \leftarrow 1\ 0000$   
 $C'PM2,2: U_s \leftarrow 1, U \leftarrow 0010, FINISH \leftarrow 1$        $PM2,2: OVERFLOW \leftarrow 1, FINISH \leftarrow 1$   
 Result:  $U_sU = 1\ 0010 = -2$       Result: Overflow
- c)  $PM1: CU \leftarrow 0\ 1110, OVERFLOW \leftarrow 0$       d)  $PM1: U_s \leftarrow 0, CU \leftarrow 1\ 0000$   
 $C'PM2,2: U_s \leftarrow 0, U \leftarrow 0010, FINISH \leftarrow 1$        $PM2,2: OVERFLOW \leftarrow 1, FINISH \leftarrow 1$   
 Result:  $U_sU = 0\ 0010 = +2$       Result: Overflow

18.  $PM1: U_s \leftarrow X_s, CU \leftarrow X + Y$   
 $PM1: CU \leftarrow X + Y\hat{c} + 1, OVERFLOW \leftarrow 0$   
 $CZ'PM2: U_s \leftarrow X_s$   
 $CZPM2: U_s \leftarrow 0$   
 $C'PM2: U_s \leftarrow X_s, U \leftarrow U\hat{c} + 1$   
 $2: OVERFLOW \leftarrow PM' \wedge C, FINISH \leftarrow 1$



(Only  $PM1$ ,  $PM2$  (deleted), and  $2$ , and the  $OVERFLOW$  hardware are changed; the rest is the same as in the chapter.)

19. a)

Conditions	Micro-operations	$i$	$C$	$U$	$V$	$Y$	$Z$	FINISH
START		x	x	xxxx	xxxx	1001		0
1	$U_s \leftarrow 1, V_s \leftarrow 1, U \leftarrow 0, i \leftarrow 4$	4		0000			0	
$Y_0,2,2$	$CU \leftarrow U + X, i \leftarrow i - 1$	3	0	0111			0	
3,Z3	shr(CUV), cir(Y), goto 2		0	0011	1xxx	1100		
2	$i \leftarrow i - 1$	2					0	
3,Z3	shr(CUV), cir(Y), goto 2		0	0001	11xx	0110		
2	$i \leftarrow i - 1$	1					0	
3,Z3	shr(CUV), cir(Y), goto 2		0	0000	111x	0011		
$Y_0,2,2$	$CU \leftarrow U + X, i \leftarrow i - 1$	0	0	0111			1	
3,Z3	shr(CUV), cir(Y), FINISH $\leftarrow 1$		0	0011	1111	1001		1

Result:  $+7 \times -9 = -63$ , or  $0\ 0111 \times 1\ 1001 = 1\ 0011\ 1111$

b)


Conditions	Micro-operations	$i$	$C$	$U$	$V$	$Y$	$Z$	FINISH
START		x	x	xxxx	xxxx	0000		0
1	$U_s \leftarrow 1, V_s \leftarrow 1, U \leftarrow 0, i \leftarrow 4$	4		0000			0	
2	$i \leftarrow i - 1$	3					0	
3,Z3	shr(CUV), cir(Y), goto 2		0	0000	0xxx	0000		
2	$i \leftarrow i - 1$	2					0	
3,Z3	shr(CUV), cir(Y), goto 2		0	0000	00xx	0000		
2	$i \leftarrow i - 1$	1					0	
3,Z3	shr(CUV), cir(Y), goto 2		0	0000	000x	0000		
2	$i \leftarrow i - 1$	0	0	0000			1	
ZT3,3,Z3	$U_s \leftarrow 0, V_s \leftarrow 0,$ shr(CUV), cir(Y), FINISH $\leftarrow 1$		0	0000	0000	0000		1

Result:  $-13 \times +0 = +0$ , or  $1\ 1101 \times 0\ 0000 = 0\ 0000\ 0000$

c)	Conditions	Micro-operations	<i>i</i>	<i>C</i>	<i>U</i>	<i>V</i>	<i>Y</i>	<i>Z</i>	FINISH
	START		x	x	xxxx	xxxx	1111		0
	1	$U_s \leftarrow 0, V_s \leftarrow 0, U \leftarrow 0, i \leftarrow 4$	4		0000			0	
	$Y_{0,2,2}$	$CU \leftarrow U + X, i \leftarrow i - 1$	3	0	1111			0	
	3,Z3	shr(CUV), cir(Y), goto 2		0	0111	1xxx	1111		
	$Y_{0,2,2}$	$CU \leftarrow U + X, i \leftarrow i - 1$	2	1	0110			0	
	3,Z3	shr(CUV), cir(Y), goto 2		0	1011	01xx	1111		
	$Y_{0,2,2}$	$CU \leftarrow U + X, i \leftarrow i - 1$	1	1	1010			0	
	3,Z3	shr(CUV), cir(Y), goto 2		0	1101	001x	1111		
	$Y_{0,2,2}$	$CU \leftarrow U + X, i \leftarrow i - 1$	0	1	1100			1	
	3,Z3	shr(CUV), cir(Y), FINISH $\leftarrow 1$		0	1110	0001	1111		1

Result:  $+15 \times +15 = +225$ , or  $0\ 1111 \times 0\ 1111 = 0\ 1110\ 0001$

20.



21. Add the following RTL statement. The rest of the algorithm is unchanged.

$$G1: U_s \leftarrow U_s \oplus X_s, Y_s \leftarrow U_s \oplus X_s$$

22. Add the following RTL statement. The rest of the algorithm is unchanged.

$$C1_2: U_s \leftarrow U_s \oplus X_s, Y_s \leftarrow U_s \oplus X_s$$

23. a) *PM1*:  $CU \leftarrow 0\ 98$ , *OVERFLOW*  $\leftarrow 0$   
*C'PM2,2*:  $U_s \leftarrow 1$ ,  $U \leftarrow 02$ , *FINISH*  $\leftarrow 1$   
 Result:  $U_s U = 1\ 02 = -2$

b) *PM1*:  $CU \leftarrow 0\ 64$ , *OVERFLOW*  $\leftarrow 0$   
*C'PM2,2*:  $U_s \leftarrow 1$ ,  $U \leftarrow 36$ , *FINISH*  $\leftarrow 1$   
 Result:  $U_s U = 1\ 36 = -36$

c) *PM1*:  $CU \leftarrow 0\ 30$   
*PM 2,2*:  $U_s \leftarrow 0$ , *OVERFLOW*  $\leftarrow 0$ , *FINISH*  $\leftarrow 1$   
 Result:  $U_s U = 0\ 30 = +30$

24. a)

Conditions	Micro-operations	<i>i</i>	<i>C<sub>d</sub></i>	<i>U</i>	<i>V</i>	<i>Y</i>	<i>Z<sub>Y0</sub></i>	<i>Z</i>	FINISH
START		x	x	xx	xx	23	0		0
<b>1</b>	$U_s \leftarrow 0, V_s \leftarrow 0,$ $U \leftarrow 00, i \leftarrow 2, C_d \leftarrow 0$	2	0	00				0	
<i>Z'Y0 2</i>	$C_d U \leftarrow C_d U + X,$ $Y_{d0} \leftarrow Y_{d0} - 1, \text{goto } 2$		0	17		22	0		
<i>Z'Y0 2</i>	$C_d U \leftarrow C_d U + X,$ $Y_{d0} \leftarrow Y_{d0} - 1, \text{goto } 2$		0	34		21	0		
<i>Z'Y0 2</i>	$C_d U \leftarrow C_d U + X,$ $Y_{d0} \leftarrow Y_{d0} - 1, \text{goto } 2$		0	51		20	1		
<i>Z<sub>Y0</sub>2</i>	$i \leftarrow i - 1$	1						0	
<b>3,Z'3</b>	$\text{dshr}(C_d UV), \text{dshr}(Y), \text{goto } 2$		0	05	1x	02	0		
<i>Z'Y0 2</i>	$C_d U \leftarrow C_d U + X,$ $Y_{d0} \leftarrow Y_{d0} - 1, \text{goto } 2$		0	22		01	0		
<i>Z'Y0 2</i>	$C_d U \leftarrow C_d U + X,$ $Y_{d0} \leftarrow Y_{d0} - 1, \text{goto } 2$		0	39		00	1		
<i>Z<sub>Y0</sub>2</i>	$i \leftarrow i - 1$	0						1	
<b>3,Z3</b>	$\text{dshr}(C_d UV), \text{dshr}(Y),$ $FINISH \leftarrow 1$			03	91				1

Result:  $+17 \times +23 = +391$

b)

Conditions	Micro-operations	<i>i</i>	<i>C<sub>d</sub></i>	<i>U</i>	<i>V</i>	<i>Y</i>	<i>Z<sub>Y0</sub></i>	<i>Z</i>	FINISH
START		x	x	xx	xx	32	0		0
<b>1</b>	$U_s \leftarrow 1, V_s \leftarrow 1,$ $U \leftarrow 00, i \leftarrow 2, C_d \leftarrow 0$	2	0	00				0	
<i>Z'Y0 2</i>	$C_d U \leftarrow C_d U + X,$ $Y_{d0} \leftarrow Y_{d0} - 1, \text{goto } 2$		0	71		31	0		
<i>Z'Y0 2</i>	$C_d U \leftarrow C_d U + X,$ $Y_{d0} \leftarrow Y_{d0} - 1, \text{goto } 2$		1	42		30	1		
<i>Z<sub>Y0</sub>2</i>	$i \leftarrow i - 1$	1						0	
<b>3,Z'3</b>	$\text{dshr}(C_d UV), \text{dshr}(Y), \text{goto } 2$		0	14	2x	03			
<i>Z'Y0 2</i>	$C_d U \leftarrow C_d U + X,$ $Y_{d0} \leftarrow Y_{d0} - 1, \text{goto } 2$		0	85		02	0		
<i>Z'Y0 2</i>	$C_d U \leftarrow C_d U + X,$		1	56		01	0		



	$Y_{d0} \leftarrow Y_{d0} - 1, \text{ goto } 2$							
$Z'_{y0} 2$	$C_d U \leftarrow C_d U + X,$ $Y_{d0} \leftarrow Y_{d0} - 1, \text{ goto } 2$		2	27		00	1	
$Z_{y0} 2$	$i \leftarrow i - 1$	0					1	
3,Z3	$\text{dshr}(C_d UV), \text{dshr}(Y),$ $\text{FINISH} \leftarrow 1$			22	72			1


Result:  $+71 \times -32 = -2272$

c)

Conditions	Micro-operations	i	C <sub>d</sub>	U	V	Y	Z <sub>y0</sub>	Z	FINISH
START		x	x	xx	xx	10	0		0
1	$U_s \leftarrow 0, V_s \leftarrow 0,$ $U \leftarrow 00, i \leftarrow 2, C_d \leftarrow 0$	2	0	00				0	
$Z_{y0} 2$	$i \leftarrow i - 1$	1						0	
3,Z'3	$\text{dshr}(C_d UV), \text{dshr}(Y), \text{ goto } 2$		0	00	0x	01			
$Z'_{y0} 2$	$C_d U \leftarrow C_d U + X,$ $Y_{d0} \leftarrow Y_{d0} - 1, \text{ goto } 2$		0	39		00	1		
$Z_{y0} 2$	$i \leftarrow i - 1$	0						1	
3,Z3	$\text{dshr}(C_d UV), \text{dshr}(Y),$ $\text{FINISH} \leftarrow 1$		0	03	90				1

Result:  $-39 \times -10 = +390$

25.



26.  $G1: U_s \leftarrow U_s \oplus X_s, Y_s \leftarrow U_s \oplus X_s$   
 $G1: FINISH \leftarrow 1, OVERFLOW \leftarrow 1$   
 $2: Y \leftarrow 0, C_d \leftarrow 0, OVERFLOW \leftarrow 0, i \leftarrow n$   
 $3: dshl C_dUV, dshl Y, i \leftarrow i - 1$   
 $(Z'_{cd} + G)4: Y_0 \leftarrow Y_0 + 1, C_dU \leftarrow C_dU + X' + 1, \text{goto } 4$   
 $Z'_{cd}G'Z'4: \text{goto } 3$   
 $Z'_{cd}G'Z'4: FINISH \leftarrow 1$
27.  $I_1: C_dU \leftarrow C_dU + X' + 1$  (Note:  $X' + 1 = 967$ , not 67)  
 $I_2: U \leftarrow U + X$   
 $Z'_{cd}I_2: FINISH \leftarrow 1, OVERFLOW \leftarrow 1$   
 $Z'_{cd}I_2: U_s \leftarrow U_s \oplus X_s, Y_s \leftarrow U_s \oplus X_s$   
 $2: Y \leftarrow 0, OVERFLOW \leftarrow 0, i \leftarrow n$   
 $3: dshl C_dUV, dshl Y, i \leftarrow i - 1$   
 $4_1: CC_dU \leftarrow C_dU + X' + 1$   
 $C4_2: Y_0 \leftarrow Y_0 + 1, C_dU \leftarrow C_dU + X' + 1, \text{goto } 4_2$   
 $C'4_2: C_dU \leftarrow C_dU + X$   
 $Z'C'4_2: \text{goto } 3$   
 $ZC'4_2: FINISH \leftarrow 1$

28. a) 20 ns

b) 
$$S_\infty = \frac{T_1}{T_k} = \frac{15 + 10 + 15}{20} = 2$$


c)  $n * 40 > 20 * (n + 2)$ , which yields  $n > 2$

d) 
$$\frac{n * 40}{2(n + 2)} = 1.5$$
, which yields  $n = 6$


29.

Addresses	xxx000	xxx001	xxx010	xxx011	xxx100	xxx101	xxx110	xxx111
0-7	0	0	0	0	0	0	0	0
8-15	0	1	2	3	4	5	6	7
16-23	0	2	4	6	8	10	12	14
24-31	0	3	6	9	12	15	18	21
32-39	0	4	8	12	16	20	24	28
40-47	0	5	10	15	20	25	30	35
48-55	0	6	12	18	24	30	36	42
56-63	0	7	14	21	28	35	42	49


30.



31.




32.



33. The following symbols are used in this design.

Condition	Symbol	Condition	Symbol
$(I_X N'_Y + N_X + Z_Y)I$ :	1	CPM'4:	9
$(N'_Y Z_X Z'_Y + I'_X I_Y N'_X)I$ :	2	$C_E PM'5$ :	10
$(I_Y N_X + N'_X N_Y)I$ :	3	PM'5:	11
$E_{XY}2$ :	4	$C'PM4$ :	12
$E_{YX}2$ :	5	$Z'_U C'_E U'_{F(n-1)} PM5$ :	13
PM'3:	6	$(Z_U + C_E) PM 5$ :	14
PM3:	7	$C'_E U_{F(n-1)} PM 5$ :	15
3:	8		





6. Only changes shown

Instruction	Address bits	Data 1	Data 2	Valid	Comments
LDAC 4234	000 0000 0000 0000	01	34	1	
	000 0000 0000 0001	42	0B	1	
	010 0001 0001 1010	55	29	1	
CLAC	No changes				Cache hit
JMPZ 000A	000 0000 0000 0010	06	0A	1	
	000 0000 0000 0011	00	05	1	
INAC	000 0000 0000 0101	0A	03	1	
MVAC	No changes				Cache hit
ADD	000 0000 0000 0110	08	02	1	
STAC 0927					Cache hit
	000 0000 0000 0111	29	09	1	(opcode)
	000 0100 1001 0011	--	02	1	
JUMP 0000	000 0000 0000 1000	05	00	1	
	000 0000 0000 1001	00	--	1	

7. Only changes shown

Instruction	Address bits	Tag	Data	Valid	Dirty	Comments
LDAC 4234	0	000	01	1	0	
	1	000	34	1	0	
	2	000	42	1	0	
	4	423	55	1	0	
CLAC	3	000	0B	1	0	
JMPZ 000A	4	000	06	1	0	Replace data
	5	000	0A	1	0	
	6	000	00	1	0	
INAC	A	000	0A	1	0	
MVAC	B	000	03	1	0	
ADD	C	000	08	1	0	
STAC 0927	D	000	02	1	0	
	E	000	27	1	0	
	F	000	09	1	0	
	7	092	02	1	1	
JUMP 0000	0	001	05	1	1	Replace data
	1	001	00	1	1	Replace data
	2	001	00	1	1	Replace data

8. Only changes shown

Instruction	Address bits	Tag	Data 0	Data 1	Data 2	Data 3	Valid	Dirty	Comments
LDAC 4234	0	000	01	34	42	0B	1	0	
	1	423	55	29	--	--	1	0	
CLAC	No changes								Cache hit
JMPZ 000A	1	000	06	0A	00	05	1	0	Replace data
INAC	2	000	00	00	0A	03	1	0	
MVAC	No changes								Cache hit
ADD	3	000	08	02	27	09	1	0	
STAC 0927									Cache hit (instr)
	1	092	--	--	--	02	1	1	Replace data
JUMP 0000	0	001	05	00	00	--	1	0	Replace data

9. Only changes shown

Instruction	Address bits	Tag 1	Data 1	Valid 1	Dirty 1	Tag 2	Data 2	Valid 2	Dirty 2	Comments
LDAC 4234	0	000	01	1	0					
	1	000	34	1	0					
	2	000	42	1	0					
	4	423	55	1	0					
CLAC	3	000	0B	1	0					
JMPZ 000A	4	423	55	1	0	000	06	1	0	
	5	000	0A	1	0					
	6	000	00	1	0					
INAC	A	000	0A	1	0					
MVAC	B	000	03	1	0					
ADD	C	000	08	1	0					
STAC 0927	D	000	02	1	0					
	E	000	27	1	0					
	F	000	09	1	0					
	7	092	02	1	1					
JUMP 0000	0	000	01	1	0	001	05	1	0	
	1	000	34	1	0	001	00	1	0	
	2	000	42	1	0	001	00	1	0	

10. Only changes shown

Instruction	Address bits	Tag 1	Data 1	Valid 1	Dirty 1	Tag 2	Data 2	Valid 2	Dirty 2	Comments
LDAC 4234	0	000	01/34	1	0					
	1	000	42/0B	1	0					
	2	423	55/29	1	0					
CLAC	No change									Cache hit
JMPZ 000A	2	423	55/29	1	0	000	06/0A	1	0	
	3	000	00/05	1	0					
INAC	5	000	0A/03	1	0					
MVAC	No change									Cache hit
ADD	6	000	08/02	1	0					
STAC 0927	7	000	27/09	1	0					Hit (instr)
	3	000	00/05	1	0	092	--/02	1	1	
JUMP 0000	0	000	01/34	1	0	001	05/00	1	0	
	1	000	42/0B	1	0	001	00/--	1	0	

11. Only changes shown Note: Both LRU and FIFO replacement policies replace the same values for this program.

Instruction	Address	Tag1	Data1	Valid1	Dirty1	Tag2	Data2	Valid2	Dirty2	Comments
LDAC 4234	0	000	01/34/42/0B	1	0					
	1	423	55/29/--/--	1	0					
CLAC	No change									Cache hit
JMPZ 000A	1	423	55/29/--/--	1	0	000	06/0A/00/05	1	0	
INAC	2	000	00/00/0A/03	1	0					
MVAC	No change									Cache hit
ADD	3	000	08/02/27/09	1	0					
STAC 0927		423	55/29/--/--	1	0					Hit (instr) Replace
	1					092	--/--/--/02	1	1	
JUMP 0000	0	000	01/34/42/0B	1	0	001	05/00/00/--	1	0	



12.

Hit ratio = 4.5%

Instruction	Tag	Data	Valid	Dirty	Comments
LDAC 4234	0000	01	1	0	
	0001	34	1	0	
	0002	42	1	0	
	4234	55	1	0	
STAC 4235	0003	0B	1	0	
	0004	35	1	0	
	0005	42	1	0	
	4235	55	1	1	
MVAC	0006	03	1	0	
INAC	0007	0A	1	0	
ADD	0008	08	1	0	
JPNZ 0020	0009	07	1	0	
	000A	20	1	0	
	000B	00	1	0	
LDAC 4235	0020	01	1	0	
	0021	35	1	0	
	0022	42	1	0	
	4235	55	1	1	Cache hit
JUMP 0029	0023	05	1	0	
	0024	29	1	0	
	0025	00	1	0	
AND	0029	0C	1	0	

13.

Hits in italics

Hit ratio = 40.9%

Instruction	Tag	Data	Valid	Dirty	Comments
LDAC 4234	0000	01/34	1	0	
	0001	42/0B	1	0	
	211A	55/55	1	0	
STAC 4235					Hit (instr)
	0002	35/42	1	0	
	211A	55/55	1	1	Hit (4235)
MVAC	0003	03/0A	1	0	
INAC					Cache hit
ADD	0004	08/07	1	0	
JPNZ 0020					Hit (instr)
	0005	20/00	1	0	
			1	0	Hit (00)
LDAC 4235	0010	01/35	1	0	Hit (instr)
	0011	42/05	1	0	Hit (05) - replaces data
	211A				Hit (55) - replaces data
JUMP 0029					Hit (instr)
	0012	29/00	1	0	Replaces data
AND	0014	00/0C	1	0	Replaces data

14.

Hit ratio = 4.5%

Instruction	Address	Tag	Data	Valid	Dirty	Comments
LDAC 4234	0	000	01	1	0	
	1	000	34	1	0	
	2	000	42	1	0	
	4	423	55	1	0	
STAC 4235	3	000	0B	1	0	
	4	000	35	1	0	Replaces data
	5	000	42	1	0	
	5	423	55	1	1	Replaces data
MVAC	6	000	03	1	0	
INAC	7	000	0A	1	0	
ADD	8	000	08	1	0	
JPNZ 0020	9	000	07	1	0	
	A	000	20	1	0	
	B	000	00	1	0	
LDAC 4235	0	002	01	1	0	Replaces data
	1	002	35	1	0	Replaces data
	2	002	42	1	0	Replaces data Hit (read from 4235)
JUMP 0029	3	002	05	1	0	Replaces data
	4	002	29	1	0	Replaces data
	5	002	00	1	0	Replaces data
AND	9	002	0C	1	0	Replaces data

15.

Hits in italics

Hit ratio = 50.0%

Instruction	Address	Tag	Data	Valid	Dirty	Comments
LDAC 4234	0	000	<i>01/34</i>	1	0	Hit (34)
	1	000	<i>42/0B</i>	1	0	
	2	423	<i>55/--</i>	1	0	
STAC 4235	2	000	<i>35/42</i>	1	0	Hit (STAC) Hit (42) - Replaces data
	2	423	<i>55/55</i>	1	1	Hit (4235) Replaces data
	3	000	<i>03/0A</i>	1	0	
INAC						Hit (INAC)
ADD	4	000	<i>08/07</i>	1	0	
JPNZ 0020	5	000	<i>20/00</i>	1	0	Hit (STAC) Hit (00)
	0	002	<i>01/35</i>	1	0	Hit (35) - Replaces data
LDAC 4235	1	002	<i>42/05</i>	1	0	Replaces data Hit (4235)
	2	002	<i>29/00</i>	1	0	Hit (JUMP) Hit (00) - Replaces data
AND	4	002	<i>00/0C</i>	1	0	Replaces data

16. Hits in italics LRU value underlined Hit ratio = 4.5%

Instruction	Address	Tag1	Data1	V1	D1	Tag2	Data2	V2	D2	Tag3	Data3	V3	D3	Tag4	Data4	V4	D4
LDAC 4234	0	0000	<u>01</u>	1	0	108D	55	1	0								
	1	0000	<u>34</u>	1	0												
	2	0000	<u>42</u>	1	0												
STAC 4235	3	0000	<u>0B</u>	1	0												
	0	0000	<u>01</u>	1	0	108D	55	1	0	0001	35	1	0				
	1	0000	<u>34</u>	1	0	0001	42	1	0	108D	55	1	1				
MVAC	2	0000	<u>42</u>	1	0	0001	03	1	0								
INAC	3	0000	<u>0B</u>	1	0	0001	0A	1	0								
ADD	0	0000	<u>01</u>	1	0	108D	55	1	0	0001	35	1	0	0002	08	1	0
JPNZ 0020	1	0000	<u>34</u>	1	0	0001	42	1	0	108D	55	1	1	0002	07	1	0
	2	0000	<u>42</u>	1	0	0001	03	1	0	0002	20	1	0				
	3	0000	<u>0B</u>	1	0	0001	0A	1	0	0002	00	1	0				
LDAC 4235	0	0008	<u>01</u>	1	0	108D	<u>55</u>	1	0	0001	35	1	0	0002	08	1	0
	1	0008	35	1	0	0001	<u>42</u>	1	0	108D	55	1	1	0002	07	1	0
	2	0000	<u>42</u>	1	0	0001	03	1	0	0002	20	1	0	0008	42	1	0
JUMP 0029	3	0000	<u>0B</u>	1	0	0001	0A	1	0	0002	00	1	0	0008	05	1	0
	0	0008	<u>01</u>	1	0	0009	29	1	0	0001	<u>35</u>	1	0	0002	08	1	0
	1	0008	<u>01</u>	1	0	0009	00	1	0	108D	<u>55</u>	1	0	0002	07	1	0
AND	1	0008	<u>01</u>	1	0	0009	00	1	0	000A	0C	1	0	0002	<u>07</u>	1	0

17. Hits in italics LRU value underlined Hit ratio = 40.9%

Instruction	Address	Tag1	Data1	V1	D1	Tag2	Data2	V2	D2
LDAC 4234	0	0000	<u>01/34</u>	1	0				
	1	0000	<u>42/02</u>	1	0				
	2	211A	<u>55/--</u>	1	0				
STAC 4235	2	211A	<u>55/55</u>	1	0	0000	35/42	1	1
MVAC	3	0000	<u>03/0A</u>	1	0				
INAC									
ADD	0	0000	<u>01/34</u>	1	0	0001	08/07	1	0
JPNZ 0020	1	0000	<u>42/02</u>	1	0	0002	20/00	1	0
LDAC 4235	0	0008	<u>01/35</u>	1	0	0001	<u>08/07</u>	1	0
	1	0008	<u>42/05</u>	1	0	0002	<u>20/00</u>	1	0
	1	0008	<u>42/05</u>	1	0	211A	<u>29/00</u>	1	0
JUMP 0029	2	0009	<u>29/00</u>	1	0	0000	<u>35/42</u>	1	1
AND	0	0008	<u>01/35</u>	1	0	0009	<u>0C/--</u>	1	0

18.  $T_M = hT_C + (1 - h)T_P = (.75 * 8 \text{ ns}) + (.25 * 65 \text{ ns}) = 22.25 \text{ ns}$

19.  $T_C = (T_M - (1 - h)T_P) / h = (39.9 \text{ ns} - .35 * 75 \text{ ns}) / .65 = 21 \text{ ns}$

20.  $T_P = (T_M - hT_C) / (1 - h) = (24 \text{ ns} - .8 * 10 \text{ ns}) / .2 = 80 \text{ ns}$

21.  $h = (T_M - T_P) / (T_C - T_P) = (40 \text{ ns} - 55 \text{ ns}) / (10 \text{ ns} - 55 \text{ ns}) = 0.333 \text{ ns}$

22. The next jump instruction is always overwritten by its predecessor;  $h = 0$ .

23. (Only changes shown)

	Address	Frame	Valid	Comments
LDAC 4234	0	0	1	
	4	1	1	
JUMP 1000				No changes
STAC 4235	1	2	1	4235 already in memory
JUMP 2000				No changes
JUMP 0010	2	3	1	
JUMP 3000				No changes
JUMP 0100	3	0	1	
	0	0	0	
JUMP 1100	0	1	0	

24.

LDAC 4234 JUMP 1000	STAC 4235 JUMP 2000	JUMP 0010	JUMP 3000	JUMP 0100	JUMP 1100
P F V	P F V	P F V	P F V	P F V	P F V
0 0 1	1 2 1	1 2 1	0 0 1	3 0 1	3 0 1
4 1 1	4 1 1	2 3 1	2 3 1	2 3 1	0 1 1

25.

LDAC 4234 JUMP 1000	STAC 4235 JUMP 2000	JUMP 0010	JUMP 3000	JUMP 0100	JUMP 1100
P F V	P F V	P F V	P F V	P F V	P F V
0 0 1	1 2 1	1 2 1	0 0 1	3 0 1	3 0 1
4 1 1	4 1 1	2 3 1	2 3 1	2 3 1	0 1 1

26. a) 1554H  
 b) 2000H  
 c) Fault

27. a) F231H  
 b) Fault  
 c) 4401H

28. a) 1C35H  
 b) 0A38H  
 c) Fault

29. a) C543H  
 b) 4077H  
 c) 8401H

30. a) 2000H  
 b) 0D61H  
 c) 3FFFH

- 31. a) 9512H
- b) 3456H
- c) 63EDH

32. a) 

2	C	1
---	---	---

b) 


9	6	1
---	---	---

c) 


E	A	1
---	---	---

## Chapter 10

1.



2.



3.



OTPT1:  $DR \leftarrow M, PC \leftarrow PC + 1, AR \leftarrow AR + 1$


OTPT2:  $TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC + 1$

OTPT3:  $AR \leftarrow DR, TR$

OTPT4:  $DR \leftarrow AC$

OTPT5:  $Output\ port \leftarrow DR$

3. Add the following connections using the same decoder used to generate the states of the INPT execute routine. The rest of the circuit is unchanged.



5. MEMBUS = (old value of MEMBUS)  $\vee$  INPT1  $\vee$  INPT2  $\vee$  INPT4  
 PCINC = (old value of PCINC)  $\vee$  INPT1  $\vee$  INPT2  
 TRLOAD = (old value of TRLOAD)  $\vee$  INPT2  
 ARLOAD = (old value of ARLOAD)  $\vee$  INPT3  
 DRHBUS = (old value of DRHBUS)  $\vee$  INPT3  
 TRBUS = (old value of TRBUS)  $\vee$  INPT3  
 DRLBUS = (old value of DRLBUS)  $\vee$  INPT5

6. The control unit changes are the same as for Problem 10.4. The control signal changes are as follows.

- ARINC = (old value of ARINC)  $\vee$  OTPT1  
 MEMBUS = (old value of MEMBUS)  $\vee$  OTPT1  $\vee$  OTPT2  
 BUSMEM = (old value of BUSMEM)  $\vee$  OTPT5  
 PCINC = (old value of PCINC)  $\vee$  OTPT1  $\vee$  OTPT2  
 TRLOAD = (old value of TRLOAD)  $\vee$  OTPT2  
 ARLOAD = (old value of ARLOAD)  $\vee$  OTPT3  
 DRHBUS = (old value of DRHBUS)  $\vee$  OTPT3  
 TRBUS = (old value of TRBUS)  $\vee$  OTPT3  
 DRLBUS = (old value of DRLBUS)  $\vee$  OTPT5

7. i) Modify the mapping function to map instruction code 0010 0000 to microcode address 100 0000.  
 ii) Add microcode signal *IO*, which is 1 only for the microinstruction at address 67.  
 iii) Add the following microinstructions to memory. (Only active control signals are shown.)

- 64: DRLOAD, MEMBUS, PCINC, ARINC U J 65  
 65: TRLOAD, DRLOAD, MEMBUS, PCINC U J 66  
 66: ARLOAD, DRHBUS, TRBUS U J 67  
 67: DRLOAD, MEMBUS U J 68  
 68: ACLOAD, DRLBUS U J 01

8. i) Modify the mapping function to map instruction code 0010 0001 to microcode address 100 1000.  
 ii) Add microcode signal *IO*, which is 1 for the microinstruction at address 76.  
 iii) Add the following microinstructions to memory. (Only active control signals are shown.)

- 72: DRLOAD, MEMBUS, PCINC, ARINC U J 73  
 73: TRLOAD, DRLOAD, MEMBUS, PCINC U J 74  
 74: ARLOAD, DRHBUS, TRBUS U J 75  
 75: DRLOAD, ACBUS U J 76  
 76: BUSMEM, DRLBUS U J 01






9. Time (ns) 0 10 20 40 45 60 80 85 90 100  
 Routine | MAIN | IRQ1 | IRQ2 | IRQ1 | IRQ3 | IRQ4 | IRQ3 | IRQ1 | MAIN |

10. Time (ns) 0 10 30 50 70 90 100  
 Routine | MAIN | IRQ6 | IRQ5 | IRQ4 | IRQ3 | MAIN |

11. Time (ns) 0 10 20 40 50 60 80 90 100  
 Routine | MAIN | IRQ4 | IRQ6 | IRQ4 | IRQ1 | IRQ3 | IRQ1 | MAIN |


12. Daisy chaining is easier to modify when it is necessary to add peripherals to a computer system. It also requires fewer pins on the CPU. Other points may also be considered for this question.

13.  $IACK_{out} = IACK_{in} \wedge IRQ'$





18. i) Add the following hardware to implement *INT*.



- ii) Change the following state signals:

$$\begin{aligned} \text{FETCH1} &= T0 \wedge (IP' \vee IE') \\ \text{FETCH2} &= T1 \wedge INT' \\ \text{FETCH3} &= T2 \wedge INT' \end{aligned}$$


- iii) Add hardware to generate the following new state signals:

$$\begin{aligned} \text{INT1} &= T0 \wedge (IP \wedge IE) \\ \text{INT2} &= T1 \wedge INT \\ \text{INT3} &= T2 \wedge INT \\ \text{INT4} &= T3 \wedge INT \\ \text{INT5} &= T4 \wedge INT \\ \text{INT6} &= T5 \wedge INT \\ \text{INT7} &= T6 \wedge INT \end{aligned}$$

- iv) Modify the following internal control unit signals:


$$\begin{aligned} \text{Decoder enable} &= (\text{Old value of Decoder Enable}) \wedge INT' \\ \text{Time counter CLR} &= (\text{Old value of Time counter CLR}) \wedge INT7 \end{aligned}$$

19. Replace state *FETCH1* and its input and output arcs with the following.



20.  $IE \wedge IP \wedge \text{FETCH1}: AR \leftarrow SP$   
 $(IE' \vee IP') \wedge \text{FETCH1}: AR \leftarrow PC$   
 INT2 - INT7 are the same as in the chapter text.

21.  $ARLOAD = (\text{Original value of } ARLOAD) \vee INT1$   
 $ARDEC = (\text{Original value of } ARDEC) \vee INT3$   
 $SPBUF = (\text{Original value of } SPBUF) \vee INT1$   
 $SPDEC = (\text{Original value of } SPDEC) \vee INT2 \vee INT3$   
 $DRLOAD = (\text{Original value of } DRLOAD) \vee INT2 \vee INT4 \vee INT6$   
 $DRLBUS = (\text{Original value of } DRLBUS) \vee INT3 \vee INT5 \vee INT7$   
 $PCHBUS = (\text{Original value of } PCHBUS) \vee INT2$   
 $PCLBUS = (\text{Original value of } PCLBUS) \vee INT4$   
 $PCLOAD = (\text{Original value of } PCLOAD) \vee INT7$   
 $BUSMEM = (\text{Original value of } BUSMEM) \vee INT3 \vee INT5$   
 $WRITE = (\text{Original value of } WRITE) \vee INT3 \vee INT5$   
 $MEMBUS = (\text{Original value of } MEMBUS) \vee INT6$   
 $IACK = INT5 \vee INT6$



23. LDAC 2000  
 OTPT 8000  
 LDAC 2001  
 OTPT 8001  
 LDAC 2002  
 OTPT 8002
24. Replace the FETCH1 input to the OR gate which drives the INC signal of the Time Counter with  $FETCH1 \wedge BR'$ .
25. No changes are required, since the CPU does not interact with the data bus while a DMA transfer is active.
26. i) COH 10H 00H 00H 20H 99H 00H  
 ii) C1H 11H 00H 08H 28H 99H 01H  
 iii) C0H 10H 80H 00H 01H 99H 02H
27. a) 1 start + 0 parity +  $1\frac{1}{2}$  stop bits =  $2\frac{1}{2}$  bits overhead;  $2\frac{1}{2} \div (2\frac{1}{2} + 8) = 23.8\%$ .  
 b) 1 start + 1 parity + 2 stop bits = 4 bits overhead;  $4 \div (4 + 7) = 36.4\%$ .  
 c) 1 start + 1 parity + 1 stop bits = 3 bits overhead;  $3 \div (3 + 5) = 37.5\%$ .
28. a) Asynchronous:  $2 \div (2 + 8) = 20.0\%$ ; HDLC:  $48 \div (48 + 96) = 33.3\%$ ; Asynchronous has less overhead  
 b) Asynchronous:  $2\frac{1}{2} \div (2\frac{1}{2} + 7) = 26.3\%$ ; HDLC:  $48 \div (48 + 168) = 22.2\%$ ; HDLC has less overhead  
 c) Asynchronous:  $2 \div (2 + 8) = 20.0\%$ ; HDLC:  $48 \div (48 + 192) = 20.0\%$ ; Both have the same overhead.
29. LDAC 1111  
 OTPT 9800H  
 LDAC 1112H  
 OTPT 9801H

30. a) Token packet: 24 bits  
Data packet: 6168 bits  
Handshaking packet: 8 bits  
TOTAL: 6200 bits
- b)  $56 \div 6200 = 0.90\%$
- c)  $1536 \times (1 \text{ start bit} + 8 \text{ data bits} + 1 \text{ stop bit}) = 15,360 \text{ bits}$

## Chapter 11

1. a)  $25 \text{ ns} \times 100\%$  vs.  $(24 \text{ ns} \times 99\%) + (24 \text{ ns} \times 4 \text{ instructions} \times 1\%)$  average time  
 $25 \text{ ns}$  vs.  $23.76 \text{ ns} + 0.96 \text{ ns}$   
 $25 \text{ ns} > 24.72 \text{ ns}$ , therefore the second CPU has better performance  
 b)  $25 \text{ ns} \times 100\% = (24 \text{ ns} \times (100 - x)\%) + (96 \text{ ns} \times x\%)$ ;  $x = 1.389\%$   
 c)  $25 \text{ ns} \times 100\% = (24 \text{ ns} \times 99\%) + (24 \text{ ns} \times x \text{ instructions} \times 1\%)$ ;  $x = 5.167 \text{ instructions}$   
 d)  $x \text{ ns} \times 100\% = (24 \text{ ns} \times 99\%) + (96 \text{ ns} \times 1\%)$ ;  $x = 24.72 \text{ ns}$   
 e)  $25 \text{ ns} \times 100\% = (x \text{ ns} \times 99\%) + (4x \text{ ns} \times 1\%)$ ;  $x = 24.272 \text{ ns}$
  
2. a)  $15 \text{ ns} \times 100\%$  vs.  $(12 \text{ ns} \times 98\%) + (12 \text{ ns} \times 6 \text{ instructions} \times 2\%)$  average time  
 $15 \text{ ns} > 13.2 \text{ ns}$ , therefore the second CPU has better performance  
 b)  $15 \text{ ns} \times 100\% = (12 \text{ ns} \times (100 - x)\%) + (72 \text{ ns} \times x\%)$ ;  $x = 5\%$   
 c)  $15 \text{ ns} \times 100\% = (12 \text{ ns} \times 98\%) + (12 \text{ ns} \times x \text{ instructions} \times 2\%)$ ;  $x = 13.5 \text{ instructions}$   
 d)  $x \text{ ns} \times 100\% = (12 \text{ ns} \times 98\%) + (72 \text{ ns} \times 2\%)$ ;  $x = 13.2 \text{ ns}$   
 e)  $15 \text{ ns} \times 100\% = (x \text{ ns} \times 98\%) + (6x \text{ ns} \times 2\%)$ ;  $x = 13.636 \text{ ns}$
  
3. a)  $18 \text{ ns} \times 100\%$  vs.  $(16 \text{ ns} \times 96\%) + (16 \text{ ns} \times 5 \text{ instructions} \times 4\%)$  average time  
 $18 \text{ ns} > 18.56 \text{ ns}$ , therefore the first CPU has better performance  
 b)  $18 \text{ ns} \times 100\% = (16 \text{ ns} \times (100 - x)\%) + (80 \text{ ns} \times x\%)$ ;  $x = 3.125\%$   
 c)  $18 \text{ ns} \times 100\% = (16 \text{ ns} \times 96\%) + (16 \text{ ns} \times x \text{ instructions} \times 4\%)$ ;  $x = 4.125 \text{ instructions}$   
 d)  $x \text{ ns} \times 100\% = (16 \text{ ns} \times 96\%) + (80 \text{ ns} \times 4\%)$ ;  $x = 18.56 \text{ ns}$   
 e)  $18 \text{ ns} \times 100\% = (x \text{ ns} \times 96\%) + (5x \text{ ns} \times 4\%)$ ;  $x = 15.517 \text{ ns}$
  
4. a) Clock period =  $80 \text{ ns}$   
 Steady state speedup =  $(40 + 80 + 50)/80 = 2.125$   
 b)  $160/80 = 2$
  
5. a) Clock period =  $60 \text{ ns}$   
 Steady state speedup =  $(30 + 25 + 60 + 40)/60 = 2.583$   
 b)  $150/60 = 2.5$
  
6. a) Clock period =  $70 \text{ ns}$   
 Steady state speedup =  $(20 + 25 + 20 + 70 + 40)/70 = 2.5$   
 b)  $160/70 = 2.286$
  
7. a) Clock period =  $50 \text{ ns}$   
 Steady state speedup =  $(40 + 45 + 35 + 50)/50 = 3.4$   
 b)  $160/50 = 3.2$
  
8. a) Clock period =  $40 \text{ ns}$   
 Steady state speedup =  $(30 + 25 + 20 + 40 + 40)/40 = 3.875$   
 b)  $150/40 = 3.75$
  
9. a) Clock period =  $45 \text{ ns}$   
 Steady state speedup =  $(20 + 25 + 20 + 25 + 45 + 40)/45 = 3.889$   
 b)  $160/45 = 3.556$   
 c) Combine stages 1 and 2, and combine stages 3 and 4

10. 10 global registers + 8 windows  $\times$  (4 input registers + 10 local registers) = 122 registers  
 Note: Common output registers are not counted since they are already counted as common input registers of the next window.
11. 160 registers = 16 global registers + W windows  $\times$  (8 input registers + 16 local registers); W = 6 windows
12. 192 registers = 12 global registers + 10 windows  $\times$  (6 input registers + L local registers);  
 L = 12 local registers
13. 188 registers = 20 global registers + 12 windows  $\times$  (C input registers + 10 local registers);  
 C = 4 common input (and common output) registers
14. a) 2 no-ops  
 b) 2 no-ops

15. a) 1:  $R1 \leftarrow R2 + R3$   
 N1: No-op  
 2:  $R4 \leftarrow R1 + R2$   
 N2: No-op  
 3:  $R3 \leftarrow R1 + R4$   
 4:  $R5 \leftarrow R2 + R6$   
 5:  $R6 \leftarrow R1 + R2$   
 N3: No-op  
 6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11
1	1	N1	2	N2	3	4	5	N3	6		
2	-	1	N1	2	N2	3	4	5	N3	6	
3	-	-	1	N1	2	N2	3	4	5	N3	6

- b) 1:  $R1 \leftarrow R2 + R3$   
 4:  $R5 \leftarrow R2 + R6$   
 2:  $R4 \leftarrow R1 + R2$   
 5:  $R6 \leftarrow R1 + R2$   
 3:  $R3 \leftarrow R1 + R4$   
 6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8
1	1	4	2	5	3	6		
2	-	1	4	2	5	3	6	
3	-	-	1	4	2	5	3	6

- c) 1:  $R1 \leftarrow R2 + R3$   
 2:  $R4 \leftarrow R1 + R2$   
 3:  $R3 \leftarrow R1 + R4$   
 4:  $R5 \leftarrow R2 + R6$   
 5:  $R6 \leftarrow R1 + R2$   
 6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11
1	1	2	S	3	S	4	5	S	6		
2	-	1	2	S	3	S	4	5	S	6	
3	-	-	1	2	S	3	S	4	5	S	6

- d) 1:  $R1 \leftarrow R2 + R3$   
 2:  $R4 \leftarrow R1 + R2$   
 3:  $R3 \leftarrow R1 + R4$   
 4:  $R5 \leftarrow R2 + R6$   
 5:  $R6 \leftarrow R1 + R2$   
 6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8
1	1	2	3	4	5	6		
2	-	1	2	3	4	5	6	
3	-	-	1	2	3	4	5	6

16. a) 1:  $R1 \leftarrow R2 + R3$

N1: *No-op*

N2: *No-op*

2:  $R4 \leftarrow R1 + R2$

N3: *No-op*

N4: *No-op*

3:  $R3 \leftarrow R1 + R4$

4:  $R5 \leftarrow R2 + R6$

5:  $R6 \leftarrow R1 + R2$

N5: *No-op*

N6: *No-op*

6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	N1	N2	2	N3	N4	3	4	5	N5	N6	6			
2	-	1	N1	N2	2	N3	N4	3	4	5	N5	N6	6		
3	-	-	1	N1	N2	2	N3	N4	3	4	5	N5	N6	6	
4	-	-	-	1	N1	N2	2	N3	N4	3	4	5	N5	N6	6

b) 1:  $R1 \leftarrow R2 + R3$

4:  $R5 \leftarrow R2 + R6$

N1: *No-op*

2:  $R4 \leftarrow R1 + R2$

5:  $R6 \leftarrow R1 + R2$

N2: *No-op*

3:  $R3 \leftarrow R1 + R4$

6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11
1	1	4	N1	2	5	N2	3	6			
2	-	1	4	N1	2	5	N2	3	6		
3	-	-	1	4	N1	2	5	N2	3	6	
4	-	-	-	1	4	N1	2	5	N2	3	6

c) 1:  $R1 \leftarrow R2 + R3$

2:  $R4 \leftarrow R1 + R2$

3:  $R3 \leftarrow R1 + R4$

4:  $R5 \leftarrow R2 + R6$

5:  $R6 \leftarrow R1 + R2$

6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	S	S	2	S	S	3	4	5	S	S	6			
2	-	1	S	S	2	S	S	3	4	5	S	S	6		
3	-	-	1	S	S	2	S	S	3	4	5	S	S	6	
4	-	-	-	1	S	S	2	S	S	3	4	5	S	S	6

d) 1:  $R1 \leftarrow R2 + R3$

2:  $R4 \leftarrow R1 + R2$

3:  $R3 \leftarrow R1 + R4$

4:  $R5 \leftarrow R2 + R6$

5:  $R6 \leftarrow R1 + R2$

6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8	9
1	1	2	3	4	5	6			
2	-	1	2	3	4	5	6		
3	-	-	1	2	3	4	5	6	
4	-	-	-	1	2	3	4	5	6

17. a) 1:  $R1 \leftarrow R2 + R3$

N1: *No-op*

N2: *No-op*

2:  $R4 \leftarrow R1 + R2$

N3: *No-op*

N4: *No-op*

3:  $R3 \leftarrow R1 + R4$

4:  $R5 \leftarrow R2 + R6$

5:  $R6 \leftarrow R1 + R2$

N5: *No-op*

N6: *No-op*

6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
1	1	N1	N2	2	N3	N4	3	4	5	N5	N6	6				
2	-	1	N1	N2	2	N3	N4	3	4	5	N5	N6	6			
3	-	-	1	N1	N2	2	N3	N4	3	4	5	N5	N6	6		
4	-	-	-	1	N1	N2	2	N3	N4	3	4	5	N5	N6	6	
5	-	-	-	-	1	N1	N2	2	N3	N4	3	4	5	N5	N6	6

b) 1:  $R1 \leftarrow R2 + R3$

4:  $R5 \leftarrow R2 + R6$

N1: *No-op*

2:  $R4 \leftarrow R1 + R2$

5:  $R6 \leftarrow R1 + R2$

N2: *No-op*

3:  $R3 \leftarrow R1 + R4$

6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12
1	1	4	N1	2	5	N2	3	6				
2	-	1	4	N1	2	5	N2	3	6			
3	-	-	1	4	N1	2	5	N2	3	6		
4	-	-	-	1	4	N1	2	5	N2	3	6	
5	-	-	-	-	1	4	N1	2	5	N2	3	6

c) 1:  $R1 \leftarrow R2 + R3$

2:  $R4 \leftarrow R1 + R2$

3:  $R3 \leftarrow R1 + R4$

4:  $R5 \leftarrow R2 + R6$

5:  $R6 \leftarrow R1 + R2$

6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
1	1	S	S	2	S	S	3	4	5	S	S	6				
2	-	1	S	S	2	S	S	3	4	5	S	S	6			
3	-	-	1	S	S	2	S	S	3	4	5	S	S	6		
4	-	-	-	1	S	S	2	S	S	3	4	5	S	S	6	
5	-	-	-	-	1	S	S	2	S	S	3	4	5	S	S	6

d) 1:  $R1 \leftarrow R2 + R3$

2:  $R4 \leftarrow R1 + R2$

3:  $R3 \leftarrow R1 + R4$

4:  $R5 \leftarrow R2 + R6$

5:  $R6 \leftarrow R1 + R2$

6:  $R7 \leftarrow R5 + R6$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10
1	1	2	3	4	5	6				
2	-	1	2	3	4	5	6			
3	-	-	1	2	3	4	5	6		
4	-	-	-	1	2	3	4	5	6	
5	-	-	-	-	1	2	3	4	5	6

18. a) 1:  $R1 \leftarrow R2 + R3$

N1: *No-op*

2:  $R1 \leftarrow R1 + R2$

3:  $R2 \leftarrow R3 + R4$

4:  $R5 \leftarrow R6 + R7$

N2: *No-op*

5:  $R5 \leftarrow R5 + R7$

6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10
1	1	N1	2	3	4	N2	5	6		
2	-	1	N1	2	3	4	N2	5	6	
3	-	-	1	N1	2	3	4	N2	5	6

b) 1:  $R1 \leftarrow R2 + R3$

3:  $R2 \leftarrow R3 + R4$

4:  $R5 \leftarrow R6 + R7$

2:  $R1 \leftarrow R1 + R2$

5:  $R5 \leftarrow R5 + R7$

6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8
1	1	3	4	2	5	6		
2	-	1	3	4	2	5	6	
3	-	-	1	3	4	2	5	6

c) 1:  $R1 \leftarrow R2 + R3$

2:  $R1 \leftarrow R1 + R2$

3:  $R2 \leftarrow R3 + R4$

4:  $R5 \leftarrow R6 + R7$

5:  $R5 \leftarrow R5 + R7$

6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10
1	1	2	3	S	4	5	S	6		
2	-	1	2	3	S	4	5	S	6	
3	-	-	1	2	3	S	4	5	S	6

d) 1:  $R1 \leftarrow R2 + R3$

2:  $R1 \leftarrow R1 + R2$

3:  $R2 \leftarrow R3 + R4$

4:  $R5 \leftarrow R6 + R7$

5:  $R5 \leftarrow R5 + R7$

6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8
1	1	2	3	4	5	6		
2	-	1	2	3	4	5	6	
3	-	-	1	2	3	4	5	6



19. a)     1:  $R1 \leftarrow R2 + R3$   
           N1: *No-op*  
           N2: *No-op*  
           2:  $R1 \leftarrow R1 + R2$   
           3:  $R2 \leftarrow R3 + R4$   
           4:  $R5 \leftarrow R6 + R7$   
           N3: *No-op*  
           N4: *No-op*  
           5:  $R5 \leftarrow R5 + R7$   
           6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13
1	1	N1	N2	2	3	4	N3	N4	5	6			
2	-	1	N1	N2	2	3	4	N3	N4	5	6		
3	-	-	1	N1	N2	2	3	4	N3	N4	5	6	
4	-	-	-	1	N1	N2	2	3	4	N3	N4	5	6

- b)     1:  $R1 \leftarrow R2 + R3$   
           3:  $R2 \leftarrow R3 + R4$   
           4:  $R5 \leftarrow R6 + R7$   
           N1: *No-op*  
           2:  $R1 \leftarrow R1 + R2$   
           5:  $R5 \leftarrow R5 + R7$   
           N2: *No-op*  
           6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11
1	1	3	4	N1	2	5	N2	6			
2	-	1	3	4	N1	2	5	N2	6		
3	-	-	1	3	4	N1	2	5	N2	6	
4	-	-	-	1	3	4	N1	2	5	N2	6

- c)     1:  $R1 \leftarrow R2 + R3$   
           2:  $R1 \leftarrow R1 + R2$   
           3:  $R2 \leftarrow R3 + R4$   
           4:  $R5 \leftarrow R6 + R7$   
           5:  $R5 \leftarrow R5 + R7$   
           6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13
1	1	2	S	S	3	4	S	S	5	6			
2	-	1	2	S	S	3	4	S	S	5	6		
3	-	-	1	2	S	S	3	4	S	S	5	6	
4	-	-	-	1	2	S	S	3	4	S	S	5	6

- d)     1:  $R1 \leftarrow R2 + R3$   
           2:  $R1 \leftarrow R1 + R2$   
           3:  $R2 \leftarrow R3 + R4$   
           4:  $R5 \leftarrow R6 + R7$   
           5:  $R5 \leftarrow R5 + R7$   
           6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8	9
1	1	2	3	4	5	6			
2	-	1	2	3	4	5	6		
3	-	-	1	2	3	4	5	6	
4	-	-	-	1	2	3	4	5	6

20. a) 1:  $R1 \leftarrow R2 + R3$   
 N1: No-op  
 N2: No-op  
 2:  $R1 \leftarrow R1 + R2$   
 3:  $R2 \leftarrow R3 + R4$   
 4:  $R5 \leftarrow R6 + R7$   
 N3: No-op  
 N4: No-op  
 5:  $R5 \leftarrow R5 + R7$   
 6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14
1	1	N1	N2	2	3	4	N3	N4	5	6				
2	-	1	N1	N2	2	3	4	N3	N4	5	6			
3	-	-	1	N1	N2	2	3	4	N3	N4	5	6		
4	-	-	-	1	N1	N2	2	3	4	N3	N4	5	6	
5	-	-	-	-	1	N1	N2	2	3	4	N3	N4	5	6

- b) 1:  $R1 \leftarrow R2 + R3$   
 3:  $R2 \leftarrow R3 + R4$   
 4:  $R5 \leftarrow R6 + R7$   
 N1: No-op  
 2:  $R1 \leftarrow R1 + R2$   
 5:  $R5 \leftarrow R5 + R7$   
 N2: No-op  
 6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12
1	1	3	4	N1	2	5	N2	6				
2	-	1	3	4	N1	2	5	N2	6			
3	-	-	1	3	4	N1	2	5	N2	6		
4	-	-	-	1	3	4	N1	2	5	N2	6	
5	-	-	-	-	1	3	4	N1	2	5	N2	6

- c) 1:  $R1 \leftarrow R2 + R3$   
 2:  $R1 \leftarrow R1 + R2$   
 3:  $R2 \leftarrow R3 + R4$   
 4:  $R5 \leftarrow R6 + R7$   
 5:  $R5 \leftarrow R5 + R7$   
 6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14
1	1	2	S	S	3	4	S	S	5	6				
2	-	1	2	S	S	3	4	S	S	5	6			
3	-	-	1	2	S	S	3	4	S	S	5	6		
4	-	-	-	1	2	S	S	3	4	S	S	5	6	
5	-	-	-	-	1	2	S	S	3	4	S	S	5	6

- d) 1:  $R1 \leftarrow R2 + R3$   
 2:  $R1 \leftarrow R1 + R2$   
 3:  $R2 \leftarrow R3 + R4$   
 4:  $R5 \leftarrow R6 + R7$   
 5:  $R5 \leftarrow R5 + R7$   
 6:  $R6 \leftarrow R1 + R2$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10
1	1	2	3	4	5	6				
2	-	1	2	3	4	5	6			
3	-	-	1	2	3	4	5	6		
4	-	-	-	1	2	3	4	5	6	
5	-	-	-	-	1	2	3	4	5	6

21. 

Stage\Cycle	1	2	3	4	5	6	7	8
1	1	2	3	S	S	10		
2	-	1	2	3	S	S	10	
3	-	-	1	2	3	S	S	10

22. 

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	2	3	4	5	N	N	2	3	4	5	N	N		
2	-	1	2	3	4	5	N	N	2	3	4	5	N	N	
3	-	-	1	2	3	4	5	N	N	2	3	4	5	N	N

23. 

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11
1	1	4	5	2	3	4	5	2	3		
2	-	1	4	5	2	3	4	5	2	3	
3	-	-	1	4	5	2	3	4	5	2	3

24. a) 1:  $R1 \leftarrow R1 + R2$   
 2:  $R3 \leftarrow R3 + R4$   
 3:  $R5 \leftarrow R1 + R5$   
 4: JUMP 9  
 N1: *No-op*  
 N2: *No-op*  
 9:  $R2 \leftarrow R1 + R3$

Stage\Cycle	1	2	3	4	5	6	7	8	9
1	1	2	3	4	N1	N2	9		
2	-	1	2	3	4	N1	N2	9	
3	-	-	1	2	3	4	N1	N2	9

- b) 1:  $R1 \leftarrow R1 + R2$   
 4: JUMP 9  
 2:  $R3 \leftarrow R3 + R4$   
 3:  $R5 \leftarrow R1 + R5$   
 9:  $R2 \leftarrow R1 + R3$

Stage\Cycle	1	2	3	4	5	6	7
1	1	4	2	3	9		
2	-	1	4	2	3	9	
3	-	-	1	4	2	3	9

- c) 1:  $R1 \leftarrow R1 + R2$   
 2:  $R3 \leftarrow R3 + R4$   
 3:  $R5 \leftarrow R1 + R5$   
 4: JUMP 9  
 9:  $R2 \leftarrow R1 + R3$

Stage\Cycle	1	2	3	4	5	6	7	8	9
1	1	2	3	4	S	S	9		
2	-	1	2	3	4	S	S	9	
3	-	-	1	2	3	4	S	S	9

25. a) 1:  $R1 \leftarrow R1 + R2$   
 2:  $R3 \leftarrow R3 + R4$   
 N1: *No-op*  
 3:  $R5 \leftarrow R1 + R5$   
 4: JUMP 9  
 N2: *No-op*  
 N3: *No-op*  
 9:  $R2 \leftarrow R1 + R3$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11
1	1	2	N1	3	4	N2	N3	9			
2	-	1	2	N1	3	4	N2	N3	9		
3	-	-	1	2	N1	3	4	N2	N3	9	
4	-	-	-	1	2	N1	3	4	N2	N3	9

- b) 1:  $R1 \leftarrow R1 + R2$   
 4: JUMP 9  
 2:  $R3 \leftarrow R3 + R4$   
 3:  $R5 \leftarrow R1 + R5$   
 N: *No-op*  
 9:  $R2 \leftarrow R1 + R3$

Stage\Cycle	1	2	3	4	5	6	7	8	9
1	1	4	2	3	N	9			
2	-	1	4	2	3	N	9		
3	-	-	1	4	2	3	N	9	
4	-	-	-	1	4	2	3	N	9

- c) 1:  $R1 \leftarrow R1 + R2$   
 2:  $R3 \leftarrow R3 + R4$   
 3:  $R5 \leftarrow R1 + R5$   
 4: JUMP 9  
 9:  $R2 \leftarrow R1 + R3$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11
1	1	2	3	S	4	S	S	9			
2	-	1	2	3	S	4	S	S	9		
3	-	-	1	2	3	S	4	S	S	9	
4	-	-	-	1	2	3	S	4	S	S	9

26. a) 1:  $R1 \leftarrow 3$   
 2:  $R2 \leftarrow R2 + R3$   
 3:  $R3 \leftarrow R3 + R4$   
 4:  $R4 \leftarrow R1 + R2$   
 5:  $R1 \leftarrow R1 - 1$   
 N1: *No-op*  
 6: IF ( $R1 \neq 0$ ) THEN GOTO 2  
 N2: *No-op*  
 N3: *No-op*  
 7:  $R5 \leftarrow R6 + R7$   
 8:  $R6 \leftarrow R7 + R8$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29		
1	1	2	3	4	5	N1	6	N2	N3	2	3	4	5	N1	6	N2	N3	2	3	4	5	N1	6	N2	N3	7	8				
2	-	1	2	3	4	5	N1	6	N2	N3	2	3	4	5	N1	6	N2	N3	2	3	4	5	N1	6	N2	N3	7	8			
3	-	-	1	2	3	4	5	N1	6	N2	N3	2	3	4	5	N1	6	N2	N3	2	3	4	5	N1	6	N2	N3	7	8		

- b) 1:  $R1 \leftarrow 3$   
 N: *No-op*  
 5:  $R1 \leftarrow R1 - 1$   
 2:  $R2 \leftarrow R2 + R3$   
 6: IF ( $R1 \neq 0$ ) THEN GOTO 2  
 3:  $R3 \leftarrow R3 + R4$   
 4:  $R4 \leftarrow R1 + R2$   
 7:  $R5 \leftarrow R6 + R7$   
 8:  $R6 \leftarrow R7 + R8$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
1	1	N	5	2	6	3	4	5	2	6	3	4	5	2	6	3	4	7	8			
2	-	1	N	5	2	6	3	4	5	2	6	3	4	5	2	6	3	4	7	8		
3	-	-	1	N	5	2	6	3	4	5	2	6	3	4	5	2	6	3	4	7	8	

- c) 1:  $R1 \leftarrow 3$   
 2:  $R2 \leftarrow R2 + R3$   
 3:  $R3 \leftarrow R3 + R4$   
 4:  $R4 \leftarrow R1 + R2$   
 5:  $R1 \leftarrow R1 - 1$   
 6: IF ( $R1 \neq 0$ ) THEN GOTO 2  
 7:  $R5 \leftarrow R6 + R7$   
 8:  $R6 \leftarrow R7 + R8$

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29		
1	1	2	3	4	5	S	6	S	S	2	3	4	5	S	6	S	S	2	3	4	5	S	6	S	S	7	8				
2	-	1	2	3	4	5	S	6	S	S	2	3	4	5	S	6	S	S	2	3	4	5	S	6	S	S	7	8			
3	-	-	1	2	3	4	5	S	6	S	S	2	3	4	5	S	6	S	S	2	3	4	5	S	6	S	S	7	8		

27. 1:  $R1 \leftarrow 3$   
 2:  $R2 \leftarrow R2 + R3$   
 3:  $R3 \leftarrow R3 + R4$   
 4:  $R4 \leftarrow R1 + R2$   
 5:  $R1 \leftarrow R1 - 1$   
 N: *No-op*  
 6: IF ( $R1 \neq 0$ ) THEN GOTO 2  
 7:  $R5 \leftarrow R6 + R7$   
 8:  $R6 \leftarrow R7 + R8$

Underlined instructions are annulled

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27
1	1	2	3	4	5	N	6	7	8	2	3	4	5	N	6	7	8	2	3	4	5	N	6	7	8		
2	-	1	2	3	4	5	N	6	7	8	2	3	4	5	N	6	7	8	2	3	4	5	N	6	7	8	
3	-	-	1	2	3	4	5	N	6	<u>7</u>	<u>8</u>	2	3	4	5	N	6	<u>7</u>	<u>8</u>	2	3	4	5	N	6	7	8

28. a) 1:  $R1 \leftarrow 3$   
 2:  $R2 \leftarrow R2 + R3$   
 3:  $R3 \leftarrow R3 + R4$   
 4:  $R4 \leftarrow R1 + R2$   
 5:  $R1 \leftarrow R1 - 1$   
 N: *No-op*  
 6: IF ( $R1 \neq 0$ ) THEN GOTO 2  
 7:  $R5 \leftarrow R6 + R7$   
 8:  $R6 \leftarrow R7 + R8$

Underlined instructions are annulled

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
1	1	2	3	4	5	N	6	2	3	4	5	N	6	2	3	4	5	N	6	2	3	7	8		
2	-	1	2	3	4	5	N	6	2	3	4	5	N	6	2	3	4	5	N	6	2	3	7	8	
3	-	-	1	2	3	4	5	N	6	2	3	4	5	N	6	2	3	4	5	N	6	<u>2</u>	<u>3</u>	7	8


- b) 1:  $R1 \leftarrow 3$   
 2:  $R2 \leftarrow R2 + R3$   
 3:  $R3 \leftarrow R3 + R4$   
 4:  $R4 \leftarrow R1 + R2$   
 5:  $R1 \leftarrow R1 - 1$   
 N: *No-op*  
 6: IF ( $R1 \neq 0$ ) THEN GOTO 2  
 7:  $R5 \leftarrow R6 + R7$   
 8:  $R6 \leftarrow R7 + R8$

Underlined instructions are annulled

Stage\Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27
1	1	2	3	4	5	N	6	7	8	2	3	4	5	N	6	7	8	2	3	4	5	N	6	7	8		
2	-	1	2	3	4	5	N	6	7	8	2	3	4	5	N	6	7	8	2	3	4	5	N	6	7	8	
3	-	-	1	2	3	4	5	N	6	<u>7</u>	<u>8</u>	2	3	4	5	N	6	<u>7</u>	<u>8</u>	2	3	4	5	N	6	7	8

## Chapter 12

1. a) diameter = 1; bandwidth = 500 Mb/s; bisection bandwidth = 500 Mb/s  
 b) diameter = 32; bandwidth = 32000 Mb/s; bisection bandwidth = 1000 Mb/s  
 c) diameter = 10; bandwidth = 31000 Mb/s; bisection bandwidth = 500 Mb/s  
 d) diameter = 16; bandwidth = 56000 Mb/s; bisection bandwidth = 4000 Mb/s  
 e) diameter = 8; bandwidth = 64000 Mb/s; bisection bandwidth = 8000 Mb/s  
 f) diameter = 6; bandwidth = 96000 Mb/s; bisection bandwidth = 16000 Mb/s  
 g) diameter = 1; bandwidth = 1008000 Mb/s; bisection bandwidth = 512000 Mb/s
2. a) diameter = 1; bandwidth = 10 Mb/s; bisection bandwidth = 10 Mb/s  
 b) diameter = 8; bandwidth = 160 Mb/s; bisection bandwidth = 20 Mb/s  
 c) diameter = 6; bandwidth = 150 Mb/s; bisection bandwidth = 10 Mb/s  
 d) diameter = 8; bandwidth = 240 Mb/s; bisection bandwidth = 40 Mb/s  
 e) diameter = 4; bandwidth = 320 Mb/s; bisection bandwidth = 80 Mb/s  
 f) diameter = 4; bandwidth = 320 Mb/s; bisection bandwidth = 80 Mb/s  
 g) diameter = 1; bandwidth = 1200 Mb/s; bisection bandwidth = 640 Mb/s
3.  $d(\text{tree}) = 2 * \lfloor \lg n \rfloor$ ,  $d(\text{ring}) = n/2$ ;  $2 * \lfloor \lg n \rfloor < n/2$  for  $13 \leq n \leq 15$  and  $n \geq 17$
4.  $d(\text{mesh}) = \sqrt{n}$ ,  $d(\text{tree}) = 2 * \lfloor \lg n \rfloor$ ;  $\sqrt{n} < 2 * \lfloor \lg n \rfloor$  for  $2 \leq n \leq 196$
5.  $b(\text{hc}) = (n/2) * \lg n * l$ ,  $b(\text{cc}) = (\lfloor n/2 \rfloor * \lceil n/2 \rceil) * l$ ;  $(n/2) * \lg n * l < (\lfloor n/2 \rfloor * \lceil n/2 \rceil) * l$  for  $n \geq 5$
6. a)  $bb(\text{mesh}) = 2 * \sqrt{16} * 100 \text{ Mb/s} = 800 \text{ Mb/s} = (\lfloor 16/2 \rfloor * \lceil 16/2 \rceil) * l_{cc}$ ;  $l_{cc} = 12.5 \text{ Mb/s}$   
 b)  $800 \text{ Mb/s} = 16/2 * l_{hc}$ ;  $l_{hc} = 100 \text{ Mb/s}$   
 c)  $800 \text{ Mb/s} = 2 * \lfloor \sqrt{16} / 2 \rfloor * l_{mesh}$ ;  $l_{mesh} = 200 \text{ Mb/s}$
7. The hardware complexity is  $O(n^2)$ .






8. 
$$\begin{pmatrix} 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ 1 & 0 & 6 & 2 & 4 & 7 & 5 & 3 \end{pmatrix}$$


9. 
$$\begin{pmatrix} 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ 4 & 6 & 7 & 5 & 2 & 1 & 0 & 3 \end{pmatrix}$$

10. 
$$\begin{pmatrix} 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ 4 & 3 & 7 & 2 & 6 & 0 & 1 & 5 \end{pmatrix}$$


11. Circled switches were set randomly.




12. a)



b)



c)



13. a)

Module	Address Range	Addresses
M <sub>0</sub>	0 to 8M - 1	00 0XXX XXXX XXXX XXXX XXXX XXXX
M <sub>1</sub>	8M to 16M - 1	00 1XXX XXXX XXXX XXXX XXXX XXXX
M <sub>2</sub>	16M to 24M - 1	01 0XXX XXXX XXXX XXXX XXXX XXXX
M <sub>3</sub>	24M to 32M - 1	01 1XXX XXXX XXXX XXXX XXXX XXXX
M <sub>4</sub>	32M to 40M - 1	10 0XXX XXXX XXXX XXXX XXXX XXXX
M <sub>5</sub>	40M to 48M - 1	10 1XXX XXXX XXXX XXXX XXXX XXXX
M <sub>6</sub>	48M to 56M - 1	11 0XXX XXXX XXXX XXXX XXXX XXXX
M <sub>7</sub>	56M to 64M - 1	11 1XXX XXXX XXXX XXXX XXXX XXXX



b)

Module	Address Range	Addresses
$M_0$	0 to $32M - 1$	00X XXXX XXXX XXXX XXXX XXXX XXXX
$M_1$	$32M$ to $64M - 1$	01X XXXX XXXX XXXX XXXX XXXX XXXX
$M_2$	$64M$ to $96M - 1$	10X XXXX XXXX XXXX XXXX XXXX XXXX
$M_3$	$96M$ to $128M - 1$	11X XXXX XXXX XXXX XXXX XXXX XXXX

c)

Module	Address Range	Addresses
$M_0$	0 to $4M - 1$	0 00XX XXXX XXXX XXXX XXXX XXXX
$M_1$	$4M$ to $8M - 1$	0 01XX XXXX XXXX XXXX XXXX XXXX
$M_2$	$8M$ to $12M - 1$	0 10XX XXXX XXXX XXXX XXXX XXXX
$M_3$	$12M$ to $16M - 1$	0 11XX XXXX XXXX XXXX XXXX XXXX
$M_4$	$16M$ to $20M - 1$	1 00XX XXXX XXXX XXXX XXXX XXXX
$M_5$	$20M$ to $24M - 1$	1 01XX XXXX XXXX XXXX XXXX XXXX
$M_6$	$24M$ to $28M - 1$	1 10XX XXXX XXXX XXXX XXXX XXXX
$M_7$	$28M$ to $32M - 1$	1 11XX XXXX XXXX XXXX XXXX XXXX

14. a)

Module	Address Range	Addresses
$M_0$	$i \bmod 8 = 0$ ( $0 \leq i \leq 64M - 1$ )	XX XXXX XXXX XXXX XXXX XXXX X000
$M_1$	$i \bmod 8 = 1$ ( $0 \leq i \leq 64M - 1$ )	XX XXXX XXXX XXXX XXXX XXXX X001
$M_2$	$i \bmod 8 = 2$ ( $0 \leq i \leq 64M - 1$ )	XX XXXX XXXX XXXX XXXX XXXX X010
$M_3$	$i \bmod 8 = 3$ ( $0 \leq i \leq 64M - 1$ )	XX XXXX XXXX XXXX XXXX XXXX X011
$M_4$	$i \bmod 8 = 4$ ( $0 \leq i \leq 64M - 1$ )	XX XXXX XXXX XXXX XXXX XXXX X100
$M_5$	$i \bmod 8 = 5$ ( $0 \leq i \leq 64M - 1$ )	XX XXXX XXXX XXXX XXXX XXXX X101
$M_6$	$i \bmod 8 = 6$ ( $0 \leq i \leq 64M - 1$ )	XX XXXX XXXX XXXX XXXX XXXX X110
$M_7$	$i \bmod 8 = 7$ ( $0 \leq i \leq 64M - 1$ )	XX XXXX XXXX XXXX XXXX XXXX X111

b)

Module	Address Range	Addresses
$M_0$	$i \bmod 4 = 0$ ( $0 \leq i \leq 128M - 1$ )	XXX XXXX XXXX XXXX XXXX XXXX XX00
$M_1$	$i \bmod 4 = 1$ ( $0 \leq i \leq 128M - 1$ )	XXX XXXX XXXX XXXX XXXX XXXX XX01
$M_2$	$i \bmod 4 = 2$ ( $0 \leq i \leq 128M - 1$ )	XXX XXXX XXXX XXXX XXXX XXXX XX10
$M_3$	$i \bmod 4 = 3$ ( $0 \leq i \leq 128M - 1$ )	XXX XXXX XXXX XXXX XXXX XXXX XX11

c)

Module	Address Range	Addresses
$M_0$	$i \bmod 8 = 0$ ( $0 \leq i \leq 32M - 1$ )	X XXXX XXXX XXXX XXXX XXXX X000
$M_1$	$i \bmod 8 = 1$ ( $0 \leq i \leq 32M - 1$ )	X XXXX XXXX XXXX XXXX XXXX X001
$M_2$	$i \bmod 8 = 2$ ( $0 \leq i \leq 32M - 1$ )	X XXXX XXXX XXXX XXXX XXXX X010
$M_3$	$i \bmod 8 = 3$ ( $0 \leq i \leq 32M - 1$ )	X XXXX XXXX XXXX XXXX XXXX X011
$M_4$	$i \bmod 8 = 4$ ( $0 \leq i \leq 32M - 1$ )	X XXXX XXXX XXXX XXXX XXXX X100
$M_5$	$i \bmod 8 = 5$ ( $0 \leq i \leq 32M - 1$ )	X XXXX XXXX XXXX XXXX XXXX X101
$M_6$	$i \bmod 8 = 6$ ( $0 \leq i \leq 32M - 1$ )	X XXXX XXXX XXXX XXXX XXXX X110
$M_7$	$i \bmod 8 = 7$ ( $0 \leq i \leq 32M - 1$ )	X XXXX XXXX XXXX XXXX XXXX X111

15.

Action	Result	Cache 0	Cache 1	Cache 2	Cache 3	Shared
P0 read	Read miss	1000:K <sub>1</sub> E				1000:K <sub>1</sub>
P2 write	Write miss	1000:XX I		1000:K <sub>2</sub> M		1000:K <sub>1</sub>
P1 read	Read miss		1000:K <sub>2</sub> S	1000:K <sub>2</sub> S		1000:K <sub>2</sub>
P0 write	Write miss	1000:K <sub>3</sub> M	1000:XX I	1000:XX I		1000:K <sub>2</sub>
P3 read	Read miss	1000:K <sub>3</sub> S			1000:K <sub>3</sub> S	1000:K <sub>3</sub>
P1 write	Write miss	1000:XX I	1000:K <sub>4</sub> M		1000:XX I	1000:K <sub>3</sub>
P1 read	Read hit		1000:K <sub>4</sub> M			1000:K <sub>4</sub>

16.	Action	Result	Cache 0	Cache 1	Cache 2	Cache 3	Shared
	P2 write	Write miss			1100:K <sub>1</sub> M		1100:K <sub>0</sub>
	P1 read	Read miss		1100:K <sub>1</sub> S	1100:K <sub>1</sub> S		1100:K <sub>1</sub>
	P3 write	Write miss		1100:XX I	1100:XX I	1100:K <sub>2</sub> M	1100:K <sub>1</sub>
	P2 read	Read miss			1100:K <sub>2</sub> S	1100:K <sub>2</sub> S	1100:K <sub>2</sub>
	P0 read	Read miss	1100:K <sub>2</sub> S		1100:K <sub>2</sub> S	1100:K <sub>2</sub> S	1100:K <sub>2</sub>
	P1 write	Write miss	1100:XX I	1100:K <sub>3</sub> M	1100:XX I	1100:XX I	1100:K <sub>2</sub>
	P2 write	Write miss		1100:XX I	1100:K <sub>2</sub> M		1100:K <sub>3</sub>

17. Data dependencies: 1 → 3 (A); 2 → 3 (D); 2 → 4 (D)

Data anti-dependencies 3 → 4 (A)

Data output dependencies: 1 → 4 (A)

18. Data dependencies: 1 → 2 (A); 2 → 5 (A); 3 → 4 (D)

Data anti-dependencies 2 → 4 (B); 1 → 6 (C); 2 → 3 (D) ; 3 → 6 (F)

Data output dependencies: 1 → 2 (A)

19. Data dependencies: 1 → 2 (A); 1 → 3 (A); 2 → 3 (B); 2 → 4 (B); 2 → 7 (B); 3 → 5 (C);

3 → 7 (C); 4 → 6 (A); 6 → 8 (A); 7 → 8 (E)

Data anti-dependencies 1 → 2 (B); 1 → 3 (C); 2 → 3 (C); 2 → 4 (A); 2 → 6 (A); 3 → 4 (A);




3 → 6 (A); 4 → 5 (D); 5 → 7 (E); 6 → 8 (F)

Data output dependencies: 1 → 4 (A); 1 → 6 (A); 4 → 6 (A);

20.

<i>i</i>	<i>j</i>	<i>k</i>	<i>C</i>
1..3	1..3	1	$\begin{bmatrix} 2 & 0 & 1 \\ 2 & 0 & 2 \\ 0 & 2 & 0 \end{bmatrix}$
1..3	1..3	2	$\begin{bmatrix} 2+0 & 0+0 & 1+2 \\ 2+2 & 0+1 & 2+0 \\ 0+4 & 2+4 & 0+0 \end{bmatrix}$
1..3	1..3	3	$\begin{bmatrix} 2+2 & 0+1 & 3+0 \\ 4+2 & 1+4 & 2+1 \\ 4+2 & 6+0 & 0+4 \end{bmatrix}$
-	-	-	$\begin{bmatrix} 4 & 1 & 3 \\ 6 & 5 & 3 \\ 6 & 6 & 4 \end{bmatrix}$

21. 1.  $A \leftarrow B + C$   
 2.  $A1 \leftarrow A + D$   
 3.  $D1 \leftarrow C + E$   
 4.  $B1 \leftarrow D1 + F$   
 5.  $G \leftarrow A1 + H$



22. 1.  $A \leftarrow B + C$   
 2.  $B1 \leftarrow A + A$   
 3.  $C1 \leftarrow B1 + A$   
 4.  $B2 \leftarrow C1 + D$   
 5.  $B3 \leftarrow B2 + A$

